A Comparative Analysis at Binary Arithmetic Coders on FPGA System

In FPGAs system, memory is one of the major limiting factor for processing large data. Meanwhile, FPGAs have bounded on-chip memory, therefore it requires efficient usage of resources in order handle system fault like as power constraints, size and on-demand performance. There are several techniques...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	2020 International Conference on Industry 4.0 Technology (I4Tech) S. 136 - 140
Hauptverfasser:	Sadhana, Choudhary, Raga, Sarika
Format:	Tagungsbericht
Sprache:	Englisch
Veröffentlicht:	IEEE 01.02.2020
Schlagworte:	Adaptation models Adaptive binary range coder (ABRC) Channel coding Context modeling Context-adaptive binary arithmetic coding (CABAC) Fault Field programmable gate arrays FPGA Image coding Transform coding
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!