Design and Implementation of FPGA-based Systolic Array for LZ Data Compression

Hardware Implementation of Data compression algorithms is receiving increasing attention due to exponentially expanding network traffic and digital data storage usage. Among lossless data compression algorithms for hardware implementation, Lempel -Ziv algorithm is one of the most widely used. The ma...

Full description

Saved in:
Bibliographic Details
Published in:2007 IEEE International Symposium on Circuits and Systems (ISCAS) pp. 3691 - 3695
Main Authors: El ghany, Mohamed A. Abd, Salama, Aly E., Khalil, Ahmed H.
Format: Conference Proceeding
Language:English
Published: IEEE 01.05.2007
Subjects:
CADCAM
CAM
Compression algorithms
Computer aided manufacturing
Computer architecture
Data compression
Dictionaries
Electronic mail
Field programmable gate arrays
FPGA
Hardware
LZ77
LZ78 LZSS
LZW
systolic array
Systolic arrays
ISBN:1424409209, 9781424409204
ISSN:0271-4302
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Hardware Implementation of Data compression algorithms is receiving increasing attention due to exponentially expanding network traffic and digital data storage usage. Among lossless data compression algorithms for hardware implementation, Lempel -Ziv algorithm is one of the most widely used. The main objective of this paper is to enhance the efficiency of systolic- array approach for implementation of Lempel- Ziv algorithm. The proposed implementation is area and speed efficient. The compression rate is increased by more than 40% and the design area is decreased by more than 30%. The effect of the selected buffer's size on the compression ratio is analyzed. An FPGA implementation of the proposed design is carried out. It verifies that data can be compressed and decompressed on-the-fly.
ISBN:1424409209
9781424409204
ISSN:0271-4302
DOI:10.1109/ISCAS.2007.378644