Fast, minimal decoding complexity, system level, binary systematic (41, 32) single-error-correcting codes for on-chip DRAM applications

Fast, minimal decoding complexity, system level, binary systematic (41, 32) single-error-correcting codes for on-chip DRAM applications are presented. These (41, 32) codes allow fast single error correcting with three parity bit penalty and can be used in combinational circuits with minimal (ultimat...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems s. 308 - 313
Hlavní autoři: Amir, K., Eric, B.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 2001
Témata:
Birth disorders
Circuits
Complexity theory
Decoding
Delay
Encoding
Error correction codes
Power dissipation
Random access memory
System-on-a-chip
ISBN:9780769512037, 0769512038
ISSN:1550-5774
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Fast, minimal decoding complexity, system level, binary systematic (41, 32) single-error-correcting codes for on-chip DRAM applications are presented. These (41, 32) codes allow fast single error correcting with three parity bit penalty and can be used in combinational circuits with minimal (ultimate) decoding complexity.
ISBN:9780769512037
0769512038
ISSN:1550-5774
DOI:10.1109/DFTVS.2001.966783