Fast, minimal decoding complexity, system level, binary systematic (41, 32) single-error-correcting codes for on-chip DRAM applications

Fast, minimal decoding complexity, system level, binary systematic (41, 32) single-error-correcting codes for on-chip DRAM applications are presented. These (41, 32) codes allow fast single error correcting with three parity bit penalty and can be used in combinational circuits with minimal (ultimat...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems s. 308 - 313
Hlavní autori: Amir, K., Eric, B.
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: IEEE 2001
Predmet:
Birth disorders
Circuits
Complexity theory
Decoding
Delay
Encoding
Error correction codes
Power dissipation
Random access memory
System-on-a-chip
ISBN:9780769512037, 0769512038
ISSN:1550-5774
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:Fast, minimal decoding complexity, system level, binary systematic (41, 32) single-error-correcting codes for on-chip DRAM applications are presented. These (41, 32) codes allow fast single error correcting with three parity bit penalty and can be used in combinational circuits with minimal (ultimate) decoding complexity.
ISBN:9780769512037
0769512038
ISSN:1550-5774
DOI:10.1109/DFTVS.2001.966783