Fixed-outline floorplanning through better local search

We study the fixed-outline floorplan formulation that is more relevant to hierarchical design style and is justified for very large ASICs and SOCs. We empirically show that the fixed-outline floorplan problem instances are significantly harder than the well-researched instances without fixed outline...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001 S. 328 - 334
Hauptverfasser:	Adya, S.N., Markov, I.L.
Format:	Tagungsbericht
Sprache:	Englisch
Veröffentlicht:	IEEE 2001
Schlagworte:	Application specific integrated circuits Computational modeling Context modeling Modems Pins Routing Shape Simulated annealing
ISBN:	9780769512006, 0769512003
ISSN:	1063-6404
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!