A hardware efficient parallel Viterbi algorithm

A hardware efficient block processing scheme is proposed for concurrent implementation of the Viterbi algorithm. The throughput increase is proportional to the increase in hardware complexity at the expense of latency. Advantages of the algorithm over other parallel schemes are that the reduction of...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:Proceedings of the ... IEEE International Conference on Acoustics, Speech and Signal Processing (1998) s. 893 - 896 vol.2
Hlavní autori: Black, P.J., Meng, T.H.-Y.
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: IEEE 1990
Predmet:
Data mining
Decoding
Delay
Hardware
Information rates
Intersymbol interference
Throughput
Transmitters
Viterbi algorithm
ISSN:1520-6149
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:A hardware efficient block processing scheme is proposed for concurrent implementation of the Viterbi algorithm. The throughput increase is proportional to the increase in hardware complexity at the expense of latency. Advantages of the algorithm over other parallel schemes are that the reduction of the information rate due to bit stuffing at the transmitter and extraction of block synchronization from the received data are not necessary. The scheme is well suited to the problem of sequence estimation in the presence of intersymbol interference, although it can be applied to any decoder based on the Viterbi algorithm.< >
ISSN:1520-6149
DOI:10.1109/ICASSP.1990.115987