Adaptive synchronization

Delay variations are typically accounted for by increasing cycle time margins. Adaptive synchronization eliminates this on inter-modular interfaces in very large, high performance chips. The chip is divided into multiple smaller synchronous modules. Multi-synchronous hierarchical clocking provides t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273) S. 188 - 189
Hauptverfasser: Ginosar, R., Kol, R.
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: IEEE 1998
Schlagworte:
ISBN:9780818690990, 0818690992
ISSN:1063-6404
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract Delay variations are typically accounted for by increasing cycle time margins. Adaptive synchronization eliminates this on inter-modular interfaces in very large, high performance chips. The chip is divided into multiple smaller synchronous modules. Multi-synchronous hierarchical clocking provides the same frequency to all modules, but does not maintain any particular phase. Adaptive synchronizers adapt to the time-varying inter-modular clock and data phases, and out-perform conventional synchronizers.
AbstractList Delay variations are typically accounted for by increasing cycle time margins. Adaptive synchronization eliminates this on inter-modular interfaces in very large, high performance chips. The chip is divided into multiple smaller synchronous modules. Multi-synchronous hierarchical clocking provides the same frequency to all modules, but does not maintain any particular phase. Adaptive synchronizers adapt to the time-varying inter-modular clock and data phases, and out-perform conventional synchronizers.
Author Ginosar, R.
Kol, R.
Author_xml – sequence: 1
  givenname: R.
  surname: Ginosar
  fullname: Ginosar, R.
  organization: VLSI Syst. Res. Center, Technion-Israel Inst. of Technol., Haifa, Israel
– sequence: 2
  givenname: R.
  surname: Kol
  fullname: Kol, R.
BookMark eNotj01LAzEQQANWsNa9F0_-gV0nybgzcyzrV6HgRc8l2SQY0WzZXYT66xXqu7zbg3epFmUoUam1hkZrkNtt1903WoQbMgRozlQlxMCaWwERWKilhtbWLQJeqGqaPuAPNiQWl2q9Ce4w5-94Mx1L_z4OJf-4OQ_lSp0n9znF6t8r9fb48No917uXp2232dVZA861BPYGemO1Y-xdSOiEkQUpiem9oRYTBY6p95G8uyPrjXZJPIENKUW7Utenbo4x7g9j_nLjcX9asb-Pej31
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/ICCD.1998.727042
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EndPage 189
ExternalDocumentID 727042
GroupedDBID -~X
29F
29O
6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
AAWTH
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IPLJI
M43
OCL
RIE
RIL
RIO
RNS
ID FETCH-LOGICAL-i104t-9d8b20c231a84cadf4a9848947f92cb2764f7d8efcbe7ba573b21af9b703dffe3
IEDL.DBID RIE
ISBN 9780818690990
0818690992
ISICitedReferencesCount 21
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000076796900027&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1063-6404
IngestDate Tue Aug 26 17:49:35 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i104t-9d8b20c231a84cadf4a9848947f92cb2764f7d8efcbe7ba573b21af9b703dffe3
PageCount 2
ParticipantIDs ieee_primary_727042
PublicationCentury 1900
PublicationDate 19980000
PublicationDateYYYYMMDD 1998-01-01
PublicationDate_xml – year: 1998
  text: 19980000
PublicationDecade 1990
PublicationTitle Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273)
PublicationTitleAbbrev ICCD
PublicationYear 1998
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000827934
ssj0008317
Score 1.4770854
Snippet Delay variations are typically accounted for by increasing cycle time margins. Adaptive synchronization eliminates this on inter-modular interfaces in very...
SourceID ieee
SourceType Publisher
StartPage 188
SubjectTerms Clocks
Delay effects
Frequency synchronization
Title Adaptive synchronization
URI https://ieeexplore.ieee.org/document/727042
WOSCitedRecordID wos000076796900027&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwED7RigEWoBSVpzqwpk0cp7ZHVKhgqTqA1K3y66QuadWXxL_n7KQFJBa2JLLiWD77cnf-vg_gMdUuC_WipJDoE04mlGhUOUUpae7YQGe8FpsQ47GcTtWk5tmOWBjvfTx85nvhMtby3cJuQ6qsT76WbKwBDSEGFVTrkE4hT0aWxg-bsMyj2C4FPNQvT3mkfozyS0qxmnhnf5_uy5ep6r8Nh88BwSd7VWe_RFeizxmd_etrz6H9jd3rTg5e6QKOfNmC0x-0g5fQeXJ6Gba57vqztJEdtwJjtuFj9PI-fE1qhYRkTmHUJlFOGpZa-kfTklvtkGsluVRcoGLWMDHgKJz0aI0XRhciNyyjuTC0zh2iz6-gWS5K34FupmSW6wKZcIbTGw21kxliIPhCdPYaWmGIs2VFgjGrRnfz59NbOKmgeyFTcQfNzWrr7-HY7jbz9eohTtwXWFiRBg
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3PT8IwFH5RNFEvKmLwNwevg60rtD0alEBEwgETbqQ_Ey6DwDDxv_e1G6iJF2_b0qxr-tq3916_7wN4jKVJfL0oanNnI4omFEknUoxS4tSQjkxoKTbBRiM-nYpxybMdsDDW2nD4zDb9Zajlm4Xe-FRZC30t2tg-HHjhrBKstUuooC9DW6O7bZinQW4XQx7smcY0kD8GASYhSEm9s72PtwXMWLQG3e6zx_DxZtHdL9mV4HV6p__63jOofaP3GuOdXzqHPZtV4eQH8eAF1J-MXPqNrrH-zHTgxy3gmDV4771Muv2o1EiI5hhI5ZEwXJFY41-a5FRL46gUnHJBmRNEK8I61DHDrdPKMiXbLFUkwdlQuNKNcza9hEq2yGwdGongSSrbjjCjKL5RYTueOOcpvpwz-gqqfoizZUGDMStGd_3n0wc46k_ehrPhYPR6A8cFkM_nLW6hkq829g4O9Uc-X6_uwyR-ASBMlE8
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+International+Conference+on+Computer+Design.+VLSI+in+Computers+and+Processors+%28Cat.+No.98CB36273%29&rft.atitle=Adaptive+synchronization&rft.au=Ginosar%2C+R.&rft.au=Kol%2C+R.&rft.date=1998-01-01&rft.pub=IEEE&rft.isbn=9780818690990&rft.issn=1063-6404&rft.spage=188&rft.epage=189&rft_id=info:doi/10.1109%2FICCD.1998.727042&rft.externalDocID=727042
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-6404&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-6404&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-6404&client=summon