Adaptive synchronization

Delay variations are typically accounted for by increasing cycle time margins. Adaptive synchronization eliminates this on inter-modular interfaces in very large, high performance chips. The chip is divided into multiple smaller synchronous modules. Multi-synchronous hierarchical clocking provides t...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273) s. 188 - 189
Hlavní autoři: Ginosar, R., Kol, R.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 1998
Témata:
Clocks
Delay effects
Frequency synchronization
ISBN:9780818690990, 0818690992
ISSN:1063-6404
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Delay variations are typically accounted for by increasing cycle time margins. Adaptive synchronization eliminates this on inter-modular interfaces in very large, high performance chips. The chip is divided into multiple smaller synchronous modules. Multi-synchronous hierarchical clocking provides the same frequency to all modules, but does not maintain any particular phase. Adaptive synchronizers adapt to the time-varying inter-modular clock and data phases, and out-perform conventional synchronizers.
ISBN:9780818690990
0818690992
ISSN:1063-6404
DOI:10.1109/ICCD.1998.727042