Structured parallel design for embedded vision systems: an application case study
Presents a case study showing how a top-down structured generic parallel design method can be successfully applied to a typical multi-level computer vision algorithm. The case study involves a written postal address recognition system. The address verification is discussed in particular. Incremental...
Gespeichert in:
| Veröffentlicht in: | Fifth International Conference on Image Processing and its Applications S. 712 - 716 |
|---|---|
| Hauptverfasser: | , |
| Format: | Tagungsbericht |
| Sprache: | Englisch |
| Veröffentlicht: |
London
IEE
1995
|
| Schlagworte: | |
| ISBN: | 0852966423, 9780852966426 |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Abstract | Presents a case study showing how a top-down structured generic parallel design method can be successfully applied to a typical multi-level computer vision algorithm. The case study involves a written postal address recognition system. The address verification is discussed in particular. Incrementally controllable speedups of up to 15 for the complete application were obtained using up to 29 processors. Although this speedup is insufficient to achieve the required real-time performance of processing 10 envelope images/second, it would be straightforward to apply the same parallel design model to current generation parallel processors such as the TMS320C40 or T9000 which have at least 10 times the processing power and communications bandwidth of the T800 transputers used as processing elements in the present case study. The range of algorithms utilised in the case study, and the flexibility of the parallel solutions generated, lead the authors to believe that the design method is applicable to a wide range of embedded vision applications. |
|---|---|
| AbstractList | Presents a case study showing how a top-down structured generic parallel design method can be successfully applied to a typical multi-level computer vision algorithm. The case study involves a written postal address recognition system. The address verification is discussed in particular. Incrementally controllable speedups of up to 15 for the complete application were obtained using up to 29 processors. Although this speedup is insufficient to achieve the required real-time performance of processing 10 envelope images/second, it would be straightforward to apply the same parallel design model to current generation parallel processors such as the TMS320C40 or T9000 which have at least 10 times the processing power and communications bandwidth of the T800 transputers used as processing elements in the present case study. The range of algorithms utilised in the case study, and the flexibility of the parallel solutions generated, lead the authors to believe that the design method is applicable to a wide range of embedded vision applications. |
| Author | Downton, A.C Cuhadar, A |
| Author_xml | – sequence: 1 givenname: A surname: Cuhadar fullname: Cuhadar, A organization: Essex Univ., Colchester – sequence: 2 givenname: A.C surname: Downton fullname: Downton, A.C |
| BookMark | eNo1kEtLAzEYRQMqaGtX_oGshWremXQnxRcURNT1kMcXiUwzwyQj9N87Rb2bC-fCXZwFOs19BoSuKLmhRJhbP2yoMZJoyU7QgjSSGaUE4-doVcoXmSNlI4i4QK9vdZx8nUYIeLCj7TrocICSPjOO_Yhh7yCEefxOJfUZl0OpsC8bbDO2w9Alb-uRe1sAlzqFwyU6i7YrsPrrJfp4uH_fPq13L4_P27vdOlHC61pEJiN1FrQFDjpIIYIlXIIMwc2AUaKN4NE47ZhTgUk1I9U0QUmqIfIluv79TVBb3-cII2QPpaWkPUpo_dD-S-A_w9dTsg |
| ContentType | Conference Proceeding |
| DBID | 8ET |
| DOI | 10.1049/cp:19950752 |
| DatabaseName | IET Conference Publications by volume |
| DatabaseTitleList | |
| DeliveryMethod | fulltext_linktorsrc |
| EndPage | 716 |
| ExternalDocumentID | 10_1049_cp_19950752 |
| GroupedDBID | 6IE 6IK 8ET AAJGR ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK OCL RIE |
| ID | FETCH-LOGICAL-i103t-4f25f1bae7ae3e7d544da035e5ddb3e72107943f9b7b2b6d256210688d6517ef3 |
| ISBN | 0852966423 9780852966426 |
| IngestDate | Tue Jan 05 23:24:52 EST 2021 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Keywords | address verification parallel algorithms application case study communications bandwidth multi-level computer vision algorithm embedded vision systems structured parallel design real-time performance T9000 incrementally controllable speedups feature extraction knowledge based systems real-time systems computer vision written postal address recognition system TMS320C40 pipeline processing parallel processors envelope images image recognition |
| Language | English |
| LinkModel | OpenURL |
| MeetingName | Fifth International Conference on Image Processing and its Applications, 4-6 July 1995, Edinburgh, UK |
| MergedId | FETCHMERGED-LOGICAL-i103t-4f25f1bae7ae3e7d544da035e5ddb3e72107943f9b7b2b6d256210688d6517ef3 |
| PageCount | 5 |
| ParticipantIDs | iet_conferences_10_1049_cp_19950752 |
| ProviderPackageCode | 8ET |
| PublicationCentury | 1900 |
| PublicationDate | 19950000 |
| PublicationDateYYYYMMDD | 1995-01-01 |
| PublicationDate_xml | – year: 1995 text: 19950000 |
| PublicationDecade | 1990 |
| PublicationPlace | London |
| PublicationPlace_xml | – name: London |
| PublicationTitle | Fifth International Conference on Image Processing and its Applications |
| PublicationYear | 1995 |
| Publisher | IEE |
| Publisher_xml | – name: IEE |
| SSID | ssj0000558404 |
| Score | 1.2429049 |
| Snippet | Presents a case study showing how a top-down structured generic parallel design method can be successfully applied to a typical multi-level computer vision... |
| SourceID | iet |
| SourceType | Publisher |
| StartPage | 712 |
| SubjectTerms | Computer vision and image processing techniques Expert systems and other AI software and techniques Optical information, image and video signal processing Parallel programming and algorithm theory |
| Title | Structured parallel design for embedded vision systems: an application case study |
| URI | http://digital-library.theiet.org/content/conferences/10.1049/cp_19950752 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1NT9wwELUK6qE3EFRtKcgS3FYp-bDjhBviQ0WqEFVB4raK7YlYaQkrdgv8fF4c54PVHsqhl2hjRU7Wz_LMeOY9M3YgYPVgWiggKXQgbCQCnZIJciqkiEqYEHLq-r_U5WV2e5tfebri3B0noKoqe3nJZ_8VarQB7Jo6-w64u07RgN8AHVfAjuuSR7zS-JxPysXd0kZfT-urcwMX965Op2EItBzFOn9wPEhmD6fSH6cx-7euVK-VwqdTmo6sq_xoBMPvNWH5sqOGp-7FoV2pHRaPQYZ8ZGAyB4K2rjL7rrBNjXc3lU4fnqv2qOsfJ_22REPzfrMtcbEUqcKzixFZiXi4WipfQU3-Ll25piOGwZibWS0ugRfBx4l749WVFLpkusjHZjZun1pja0qFDaev23cLJVyuUDgpUP9JiRdi6j7R8zjR3aGZHbXdwfuY0GLgfVxvsO0eQH7Vgb7JPlC1xX738PAWHt7AwwEPb-HhDTzcw3PEi4oPwOE1ONyBs81uzs-uT34G_qCMYBKFySIQZSzLSBekCkpIWSmELcJEkrRWowFhfa0DWOZa6VinFm4umtIss6mMFJXJZ7ZePVT0hXEhksxmZBE3I1C2SZFSWiRKkoafHRnzle1jEMam-9vz8YqR__ZPT-2wT_3M-c7WMVq0yz6ap8Vk_rjnYHsFSC5S9A |
| linkProvider | IEEE |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Fifth+International+Conference+on+Image+Processing+and+its+Applications&rft.atitle=Structured+parallel+design+for+embedded+vision+systems%3A+an+application+case+study&rft.au=Cuhadar%2C+A&rft.au=Downton%2C+A.C&rft.date=1995-01-01&rft.pub=IEE&rft.isbn=9780852966426&rft.spage=712&rft.epage=716&rft_id=info:doi/10.1049%2Fcp%3A19950752&rft.externalDocID=10_1049_cp_19950752 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780852966426/lc.gif&client=summon&freeimage=true |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780852966426/mc.gif&client=summon&freeimage=true |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780852966426/sc.gif&client=summon&freeimage=true |