Structured parallel design for embedded vision systems: an application case study

Presents a case study showing how a top-down structured generic parallel design method can be successfully applied to a typical multi-level computer vision algorithm. The case study involves a written postal address recognition system. The address verification is discussed in particular. Incremental...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:Fifth International Conference on Image Processing and its Applications s. 712 - 716
Hlavní autori: Cuhadar, A, Downton, A.C
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: London IEE 1995
Predmet:
Computer vision and image processing techniques
Expert systems and other AI software and techniques
Optical information, image and video signal processing
Parallel programming and algorithm theory
address verification
parallel algorithms
application case study
communications bandwidth
multi-level computer vision algorithm
embedded vision systems
structured parallel design
real-time performance
T9000
incrementally controllable speedups
feature extraction
knowledge based systems
real-time systems
computer vision
written postal address recognition system
TMS320C40
pipeline processing
parallel processors
envelope images
image recognition
ISBN:0852966423, 9780852966426
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:Presents a case study showing how a top-down structured generic parallel design method can be successfully applied to a typical multi-level computer vision algorithm. The case study involves a written postal address recognition system. The address verification is discussed in particular. Incrementally controllable speedups of up to 15 for the complete application were obtained using up to 29 processors. Although this speedup is insufficient to achieve the required real-time performance of processing 10 envelope images/second, it would be straightforward to apply the same parallel design model to current generation parallel processors such as the TMS320C40 or T9000 which have at least 10 times the processing power and communications bandwidth of the T800 transputers used as processing elements in the present case study. The range of algorithms utilised in the case study, and the flexibility of the parallel solutions generated, lead the authors to believe that the design method is applicable to a wide range of embedded vision applications.
ISBN:0852966423
9780852966426
DOI:10.1049/cp:19950752