EXPLORING NOVEL DESIGN APPROACH FOR LOW POWER VLSI IN IOT DEVICES

Circuit-level optimization is a critical aspect of designing low-power VLSI circuits for IoT devices. Traditional optimization methods may struggle to explore the vast design space and find the most energy-efficient solutions. This paper introduces a novel approach to circuit-level optimization usin...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:ICTACT Journal on Microelectronics Ročník 9; číslo 2; s. 1562 - 1567
Hlavní autori: B, Anuradha, M.S., Kavitha, S, Karthik, N, Karthikeyan
Médium: Journal Article
Jazyk:English
Vydavateľské údaje: 01.07.2023
ISSN:2395-1672, 2395-1680
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Abstract Circuit-level optimization is a critical aspect of designing low-power VLSI circuits for IoT devices. Traditional optimization methods may struggle to explore the vast design space and find the most energy-efficient solutions. This paper introduces a novel approach to circuit-level optimization using an evolutionary chaotic algorithm (ECA) in the context of IoT device design. The ECA leverages the principles of chaos theory and evolutionary algorithms to efficiently explore and optimize the design parameters, leading to significant reductions in power consumption while maintaining performance and functionality. The proposed method is evaluated on various IoT circuit designs, demonstrating its effectiveness in achieving enhanced energy efficiency compared to conventional optimization techniques. By harnessing the power of chaos and evolution, this research contributes to the development of sustainable and high-performance IoT devices that can operate on limited power resources.
AbstractList Circuit-level optimization is a critical aspect of designing low-power VLSI circuits for IoT devices. Traditional optimization methods may struggle to explore the vast design space and find the most energy-efficient solutions. This paper introduces a novel approach to circuit-level optimization using an evolutionary chaotic algorithm (ECA) in the context of IoT device design. The ECA leverages the principles of chaos theory and evolutionary algorithms to efficiently explore and optimize the design parameters, leading to significant reductions in power consumption while maintaining performance and functionality. The proposed method is evaluated on various IoT circuit designs, demonstrating its effectiveness in achieving enhanced energy efficiency compared to conventional optimization techniques. By harnessing the power of chaos and evolution, this research contributes to the development of sustainable and high-performance IoT devices that can operate on limited power resources.
Author N, Karthikeyan
M.S., Kavitha
B, Anuradha
S, Karthik
Author_xml – sequence: 1
  givenname: Anuradha
  surname: B
  fullname: B, Anuradha
– sequence: 2
  givenname: Kavitha
  surname: M.S.
  fullname: M.S., Kavitha
– sequence: 3
  givenname: Karthik
  surname: S
  fullname: S, Karthik
– sequence: 4
  givenname: Karthikeyan
  surname: N
  fullname: N, Karthikeyan
BookMark eNo90E9rgzAABfAwOljX9bxrvoA2_zTxKC61gWBExe4W1BhoWduhp337zXXs9N7h8Q6_Z7C63q4jAK8YhQQnmO9O58sYEkRoiAgnD2BNaBIFOBZo9d85eQLbeT4jhEiEOKN0DVL5XmpTqSKHhWmlhm-yVnkB07KsTJod4N5UUJsjLM1RVrDVtYKqgMo0P8tWZbJ-AY---5jH7V9uQLOXTXYItMlVlupgEJgEjGIccUcGHiVJzwWLHBq4d9QPDHPBGe97HxPme-96HDsi_Eg971yCRdc5Rjdgd78dpts8T6O3n9Pp0k1fFiP7a2AXA7sY2MWAfgPWXEss
ContentType Journal Article
CorporateAuthor SNS College of Technology, India
SNS College of Engineering, India
CorporateAuthor_xml – name: SNS College of Engineering, India
– name: SNS College of Technology, India
DBID AAYXX
CITATION
DOI 10.21917/ijme.2023.0272
DatabaseName CrossRef
DatabaseTitle CrossRef
DatabaseTitleList CrossRef
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 2395-1680
EndPage 1567
ExternalDocumentID 10_21917_ijme_2023_0272
GroupedDBID AAYXX
ADBBV
ALMA_UNASSIGNED_HOLDINGS
BCNDV
CITATION
OK1
ID FETCH-LOGICAL-c812-431157d2c7599b7845d0c7fd3fc4178747bbf624fbfdb16d28fe3f7ad918aad43
ISSN 2395-1672
IngestDate Sat Nov 29 08:04:49 EST 2025
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed false
IsScholarly true
Issue 2
Language English
LinkModel OpenURL
MergedId FETCHMERGED-LOGICAL-c812-431157d2c7599b7845d0c7fd3fc4178747bbf624fbfdb16d28fe3f7ad918aad43
OpenAccessLink https://doi.org/10.21917/ijme.2023.0272
PageCount 6
ParticipantIDs crossref_primary_10_21917_ijme_2023_0272
PublicationCentury 2000
PublicationDate 2023-07-01
PublicationDateYYYYMMDD 2023-07-01
PublicationDate_xml – month: 07
  year: 2023
  text: 2023-07-01
  day: 01
PublicationDecade 2020
PublicationTitle ICTACT Journal on Microelectronics
PublicationYear 2023
SSID ssj0002507433
ssib044738922
Score 2.224108
Snippet Circuit-level optimization is a critical aspect of designing low-power VLSI circuits for IoT devices. Traditional optimization methods may struggle to explore...
SourceID crossref
SourceType Index Database
StartPage 1562
Title EXPLORING NOVEL DESIGN APPROACH FOR LOW POWER VLSI IN IOT DEVICES
Volume 9
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVHPJ
  databaseName: ROAD: Directory of Open Access Scholarly Resources
  customDbUrl:
  eissn: 2395-1680
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssib044738922
  issn: 2395-1672
  databaseCode: M~E
  dateStart: 20150101
  isFulltext: true
  titleUrlDefault: https://road.issn.org
  providerName: ISSN International Centre
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1Lb5tAEF65aQ_toepTSV_aQw-VVrj2svbCEVHaIBFAMXJ8sxZ2UVw1JHIdK7303J_dWVgerVopPfSCYIRGwHya-WaZnUHorcNzINHUsUTOmcWosi1hzyeWKh3dj40pVjd7XkY8jp3Vyk1Hox_tXpj9F15Vzs2Ne_VfTQ0yMLbeOvsP5u6UggDOwehwBLPD8VaGD1ZplOgaBxInyyAiH4JF-CkmXpqeJp5_TCDtI1FyRtLkLDgly2gRkjAmYZLpgZyhb9ih4auhn3l-RjraWuk6--1lPzynX2VvyiOvt0Ked67-ZLwYNzUb-82uFy_MNrTd-abbKBQPZOqbwaxZjqB2V7pqvBa13Zk1nTfzeMZqKGtGNrVu1x2giw5cKCSUdBCO4ZL_ydVTnWiCLTafL3S3U2qPIcGmfVRr_-T_Fuy6EkRIfmoVa61grRWstYI76C7lM1f7x5PvQeuZGONA7EyjQx3jgTgC9bLryYXmfZu-UbXO978-1IDyDLhL9gg9NNbDXgOWx2ikqifowaAV5VPkdbDBNWxwAxvcwgYDbDDABtewwRo2OIwxwAYb2DxD2ccg848tM17DKoDVWazusyRpoV835w6byUnBS2mXBZuCG2c8z8s5ZWVeynw6l9QplV1yId2pI4Rk9nN0UF1W6hBhJRwmgPdxCJyskEIwZ6YKMSkL6eqFxSP0rv0A66umicr6L9__xe1vfYnu9wB8hQ5222v1Gt0r9rvN1-2b2n4_AbdFWKQ
linkProvider ISSN International Centre
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=EXPLORING+NOVEL+DESIGN+APPROACH+FOR+LOW+POWER+VLSI+IN+IOT+DEVICES&rft.jtitle=ICTACT+Journal+on+Microelectronics&rft.au=B%2C+Anuradha&rft.au=M.S.%2C+Kavitha&rft.au=S%2C+Karthik&rft.au=N%2C+Karthikeyan&rft.date=2023-07-01&rft.issn=2395-1672&rft.eissn=2395-1680&rft.volume=9&rft.issue=2&rft.spage=1562&rft.epage=1567&rft_id=info:doi/10.21917%2Fijme.2023.0272&rft.externalDBID=n%2Fa&rft.externalDocID=10_21917_ijme_2023_0272
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2395-1672&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2395-1672&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2395-1672&client=summon