Built-in fast gather control network for efficient support of coherence protocols

Future chip multiprocessors will include hundreds of cores organised in a tile-based design pattern. These systems commonly employ a shared memory programming model, thus needing a coherence protocol to keep data consistent on the various levels of the cache hierarchy. Usually an invalidation-based...

Full description

Saved in:
Bibliographic Details
Published in:Chronic diseases and translational medicine Vol. 7; no. 2; pp. 69 - 80
Main Authors: Lodde, Mario, Roca, Toni, Flich, José
Format: Journal Article
Language:English
Published: Stevenage The Institution of Engineering and Technology 01.03.2013
John Wiley & Sons, Inc
Subjects:
built‐in fast gather control network
chip multiprocessors
Coherence
coherence protocol
coherence protocols
communicating processors
Computer simulation
Hammer protocol
memory controllers
memory hierarchy
microprocessor chips
network control messaging
Networks
network‐on‐chip
NoC
on‐chip network
Protocol
Protocol (computers)
protocols
Reduction
Reproduction
shared memory programming model
shared memory systems
Special Issue: Selected papers from 6th International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip (INA-OCMC) 2012
tile based design pattern
Traffic engineering
Traffic flow
communicating processors
Hammer protocol
network-on-chip
on-chip network
tile based design pattern
NoC
microprocessor chips
memory hierarchy
network control messaging
memory controllers
chip multiprocessors
coherence protocols
coherence protocol
shared memory systems
shared memory programming model
protocols
built-in fast gather control network
ISSN:1751-8601, 1751-861X, 2095-882X, 1751-861X, 2589-0514
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Future chip multiprocessors will include hundreds of cores organised in a tile-based design pattern. These systems commonly employ a shared memory programming model, thus needing a coherence protocol to keep data consistent on the various levels of the cache hierarchy. Usually an invalidation-based protocol is used, where shared copies are invalidated before a write operation. In this study, the authors propose a NoC re-organisation in which a small and fast dedicated control network is used to transmit acknowledgement messages related to the invalidation process, thus relieving the NoC from a considerable percentage of traffic. The dedicated control network is evaluated both with full map directories and with a broadcast-based protocol (Hammer). Experimental evaluation shows significant gains in performance. With a low area overhead (<2.5%), the control network reduces NoC traffic and miss latency, thus reducing execution time up to 16%. Simulation results show a reduction of network traffic up to 80% and a reduction of store and load miss latency up to 70 and 40%, respectively.
Bibliography:SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 14
ObjectType-Article-1
ObjectType-Feature-2
content type line 23
ISSN:1751-8601
1751-861X
2095-882X
1751-861X
2589-0514
DOI:10.1049/iet-cdt.2012.0056