Novel digital NGD Methodology for FPGA-based Embedded Systems

Negative Group Delay (NGD) is a concept not widely explored in embedded digital signal processing systems, and this study aims to fill this gap. It presents a novel methodology for implementing NGD using second-order Finite Impulse Response (FIR) filter. We include synthesis results that prove the v...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:IEEE access Ročník 12; s. 1
Hlavní autoři: Randriatsiferana, Rivo, Lorandel, Jordane, Salvador, Ruben, Moy, Christophe
Médium: Journal Article
Jazyk:angličtina
Vydáno: Piscataway IEEE 01.01.2024
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Témata:
Circuits
Cross correlation
Cutoff frequency
Delays
Digital NGD design
Digital signal processing
Embedded systems
Engineering Sciences
Field programmable gate arrays
Finite impulse response filters
FIR filters
FIR-Based NGD
Group delay
Methodology
NGD FPGA
NGD implementation
Signal Processing
Time domain analysis
Time-frequency analysis
Waveforms
Time-frequency analysis
Finite impulse response filters
Cutoff frequency
Circuits
Digital signal processing
Delays
Field programmable gate arrays
ISSN:2169-3536, 2169-3536
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Negative Group Delay (NGD) is a concept not widely explored in embedded digital signal processing systems, and this study aims to fill this gap. It presents a novel methodology for implementing NGD using second-order Finite Impulse Response (FIR) filter. We include synthesis results that prove the viability of using FIR filters for NGD functions under specific conditions, which involve considering asymmetry coefficients in the time domain. The synthesized results demonstrate the desired time-advance values relative to the input signal frequency, and it is observed that as the normalized advanced-time increases, the normalized frequency also increases. We then design, simulate and test FIR-based NGD parameters before building an FPGA-based proof-of-concept implementation for embedded systems. The experimental results show how the frequency responses of the NGD function at baseband frequency correlate well with the theoretical hypothesis, supporting our analysis and validating our methodology. The NGD principle presented in this paper is potentially useful for group delay correction processes and signal pure delay reduction in embedded digital signal processing systems.
Bibliografie:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:2169-3536
2169-3536
DOI:10.1109/ACCESS.2024.3403033