Fast minimum loss space vector pulse-width modulation algorithm for multilevel inverters

This study focuses on developing fast, easily implementable minimum loss space vector pulse-width modulation (PWM) algorithms for three-level inverters that can work through extended region of operation into over modulation. A unique way of duty cycle limitation for the maximum dc bus utilisation an...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	IET power electronics Ročník 7; číslo 6; s. 1590 - 1602
Hlavní autoři:	Sozer, Yilmaz, Torrey, David A, Saha, Aparna, Nguyen, Hung, Hawes, Nathaniel
Médium:	Journal Article
Jazyk:	angličtina
Vydáno:	Stevenage The Institution of Engineering and Technology 01.06.2014 The Institution of Engineering & Technology
Témata:	duty cycle limitation embedded controllers fast minimum loss space vector pulse‐width modulation algorithm grid interactive inverter Matlab‐Simulink environment maximum DC bus utilisation minimum cycle time minimum loss space vector PWM algorithm multilevel inverters power grids PWM invertors renewable energy application three‐level inverters maximum DC bus utilisation embedded controllers Matlab-Simulink environment grid interactive inverter renewable energy application multilevel inverters three-level inverters PWM invertors duty cycle limitation minimum loss space vector PWM algorithm fast minimum loss space vector pulse-width modulation algorithm power grids minimum cycle time
ISSN:	1755-4535, 1755-4543
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Buďte první, kdo okomentuje tento záznam!