Fast minimum loss space vector pulse-width modulation algorithm for multilevel inverters

This study focuses on developing fast, easily implementable minimum loss space vector pulse-width modulation (PWM) algorithms for three-level inverters that can work through extended region of operation into over modulation. A unique way of duty cycle limitation for the maximum dc bus utilisation an...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:IET power electronics Ročník 7; číslo 6; s. 1590 - 1602
Hlavní autoři: Sozer, Yilmaz, Torrey, David A, Saha, Aparna, Nguyen, Hung, Hawes, Nathaniel
Médium: Journal Article
Jazyk:angličtina
Vydáno: Stevenage The Institution of Engineering and Technology 01.06.2014
The Institution of Engineering & Technology
Témata:
ISSN:1755-4535, 1755-4543
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:This study focuses on developing fast, easily implementable minimum loss space vector pulse-width modulation (PWM) algorithms for three-level inverters that can work through extended region of operation into over modulation. A unique way of duty cycle limitation for the maximum dc bus utilisation and the minimum loss PWM techniques is organised in the algorithm in a way to require minimum cycle time from embedded controllers. The developed control algorithm is tested in the Matlab/Simulink environment for the grid interactive inverter. The algorithm is experimentally evaluated on a system developed for a 15 kW grid interactive inverter for a renewable energy application. The simulation and experimental results show that proposed algorithm is very efficient and represents an easily implementable minimum loss space vector PWM algorithm for multilevel inverters.
Bibliografie:SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 14
ISSN:1755-4535
1755-4543
DOI:10.1049/iet-pel.2013.0423