MAPS: Mapping Concurrent Dataflow Applications to Heterogeneous MPSoCs

Processor Systems on Chip (MPSoCs) in order to cope with the increasing applications demands and the tight energy budget of portable devices. The complexity of these systems makes them difficult to program, which has caused academia and industry to look for alternative methodologies and models. In t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on industrial informatics Jg. 9; H. 1; S. 527 - 545
Hauptverfasser: Castrillon, J., Leupers, R., Ascheid, G.
Format: Journal Article
Sprache:Englisch
Veröffentlicht: Piscataway IEEE 01.02.2013
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:
Composability
dataflow graphs
Devices
Energy budgets
Estimation
Hardware
hardware scheduler
heterogeneous
Job shop scheduling
mapping
Marketing
Mathematical models
MPSoC
Multimedia
Portability
Programming
real-time
Schedules
scheduling
Synchronization
System on chip
ISSN:1551-3203, 1941-0050
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Processor Systems on Chip (MPSoCs) in order to cope with the increasing applications demands and the tight energy budget of portable devices. The complexity of these systems makes them difficult to program, which has caused academia and industry to look for alternative methodologies and models. In the particular case of multimedia and baseband processing, dataflow models are being proposed and appear to be a sensible choice to represent applications. While high-level models, like dataflow, increase programmers' productivity, new, powerful tools are badly required that lower the abstract specification into an efficient implementation. In this paper, a framework is presented that provides support for mapping multiple dataflow applications onto heterogeneous MPSoCs. The framework is aware of design constraints, provides different means for performance estimation and supports a variety of mapping heuristics. The tool is showcased on three applications on a virtual platform containing heterogeneous processing elements. The heuristics for single applications reported a speedup of up to 40% when compared against random walk. The multi-application component helped to find an appropriate scheduling configuration that met real-time constraints when the three applications were running simultaneously.
Bibliographie:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
content type line 23
ISSN:1551-3203
1941-0050
DOI:10.1109/TII.2011.2173941