A High-Speed Two-Cell BCH Decoder for Error Correcting in MLC nor Flash Memories

An on-chip high-speed two-cell Bose-Chaudhuri-Hocquenghen (BCH) decoder for error correction in a multilevel-cell (MLC) NOR flash memory is presented. To satisfy the reliability requirements, a double-error-correcting (DEC) BCH code is required in nor flash memories with the process shrinking beyond...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on circuits and systems. II, Express briefs Jg. 56; H. 11; S. 865 - 869
Hauptverfasser: Xueqiang, Wang, Liyang, Pan, Dong, Wu, Chaohong, Hu, Runde, Zhou
Format: Journal Article
Sprache:Englisch
Veröffentlicht: New York IEEE 01.11.2009
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:
Chaos
Circuits
Decoders
Decoding
Delay
Error correction
Error correction codes
Error-correcting code (ECC)
fast-decoding algorithm
Flash memory
Flash memory (computers)
Galois fields
High speed
Iterative algorithms
Iterative decoding
Mathematical analysis
Microelectronics
multilevel-cell (MLC) nor flash memories
Transformations
two-cell Bose-Chaudhuri-Hocquenghen (BCH) decoder
ISSN:1549-7747, 1558-3791
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An on-chip high-speed two-cell Bose-Chaudhuri-Hocquenghen (BCH) decoder for error correction in a multilevel-cell (MLC) NOR flash memory is presented. To satisfy the reliability requirements, a double-error-correcting (DEC) BCH code is required in nor flash memories with the process shrinking beyond 45 nm. A novel fast-decoding algorithm is developed to speed up the BCH decoding process using iteration-free solutions and division-free transformations in finite fields. As a result, the decoding latency is significantly reduced by 80%. Furthermore, a novel architecture of a two-cell decoder that is suitable for an MLC flash memory is proposed to obtain a good time-area tradeoff. Experimental results show that the latency of the proposed two-cell BCH decoder is only 7.5 ns, which satisfies the fast-access-time requirements of nor flash memories.
Bibliographie:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 14
ObjectType-Article-1
ObjectType-Feature-2
content type line 23
ISSN:1549-7747
1558-3791
DOI:10.1109/TCSII.2009.2029144