Algorithms to Speed Up Contour Tracing in Real Time Image Processing Systems

Contour tracing is an important pre-processing step in many image processing applications such as feature recognition, biomedical imaging, security and surveillance. As single processor architectures reach their performance limits, parallel processing architectures offer energy efficient and high pe...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:IEEE access Ročník 10; s. 1
Hlavní autori: Gupta, Sonal, Kar, Subrat
Médium: Journal Article
Jazyk:English
Vydavateľské údaje: Piscataway IEEE 01.01.2022
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Predmet:
Accelerated contour tracing
Algorithms
Computer architecture
Contours
Feature recognition
GPU
Graphics processing units
Hardware
Image processing
Image segmentation
Medical imaging
Microprocessors
multiprocessors
Object recognition
parallel algorithms
Parallel processing
Random access memory
Real time
torus
Toruses
Tracing
ISSN:2169-3536, 2169-3536
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:Contour tracing is an important pre-processing step in many image processing applications such as feature recognition, biomedical imaging, security and surveillance. As single processor architectures reach their performance limits, parallel processing architectures offer energy efficient and high performance solutions for real time applications. Parallel processing architectures, are thus used for several real time image processing applications. Among the several interconnection schemes available, Cayley graph based interconnections offer easy routing and symmetric implementation capabilities. For parallel processing systems with a Cayley graph based interconnection scheme, torus, we developed three accelerated algorithms corresponding to three existing families of contour tracing algorithms. We simulated these algorithms on a parallel processing framework to quantify the normalized speed-up possible in any torus connected parallel processing system. We also compared our best performing algorithm with the existing parallel processing implementations for Nvidia GPUs. We observed a speed-up of up to 468 times using our algorithms on a parallel processing architecture in comparison to the corresponding algorithm on a single processor architecture. We evaluated a speed up of 194 (and 47) compared to the existing parallel processing contour tracing implementation on Tesla K40c (and Quadro RTX 5000 GPU hardware respectively). We observe that for torus connected parallel processing architectures used for image processing, our algorithms can be used to speed up contour tracing, without any hardware modification.
Bibliografia:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:2169-3536
2169-3536
DOI:10.1109/ACCESS.2022.3226943