VLSI Implementation of a High-Throughput Iterative Fixed-Complexity Sphere Decoder

By exchanging soft information between the multiple-input multiple-output (MIMO) detector and the channel decoder, an iterative receiver can significantly improve the performance compared to the noniterative receiver. In this brief, a soft-input soft-output fixed-complexity-sphere-decoding algorithm...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:IEEE transactions on circuits and systems. II, Express briefs Ročník 60; číslo 5; s. 272 - 276
Hlavní autoři: Chen, Xi, He, Guanghui, Ma, Jun
Médium: Journal Article
Jazyk:angličtina
Vydáno: New York IEEE 01.05.2013
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Témata:
Algorithms
Architecture
Channels
CMOS
Codes
Decoders
Decoding
Detectors
Fixed-complexity sphere decoding (SD) (FSD)
Iterative algorithms
Iterative decoding
MIMO
multiple-input multiple-output (MIMO)
Performance enhancement
Principal component analysis
Quadrature amplitude modulation
Receivers
soft-input soft-output (SISO) MIMO detection
Throughput
Very large scale integration
very large scale integration (VLSI)
ISSN:1549-7747, 1558-3791
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:By exchanging soft information between the multiple-input multiple-output (MIMO) detector and the channel decoder, an iterative receiver can significantly improve the performance compared to the noniterative receiver. In this brief, a soft-input soft-output fixed-complexity-sphere-decoding algorithm and its very large scale integration architecture are proposed for the iterative MIMO receiver. The deeply pipelined architecture employs the optimized hybrid enumeration to search for the best child node estimate efficiently. By adding the counterhypotheses in parallel with other candidates, the proposed iterative MIMO detector improves the detection performance significantly with low detection latency. An iterative detector for an 4 \times 4 64-quadrature amplitude modulation (QAM) MIMO system based on our proposed architecture is designed and implemented using the 90-nm CMOS technology. The detector can achieve a maximum throughput of 2.2 Gbit/s with an area efficiency of 3.96 Mbit/s/kGE, which is more efficient than other iterative MIMO detectors.
Bibliografie:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ObjectType-Article-2
ObjectType-Feature-1
content type line 23
ISSN:1549-7747
1558-3791
DOI:10.1109/TCSII.2013.2251954