Hardware Implementation of Polyphase-Decomposition-Based Wavelet Filters for Power System Harmonics Estimation

Computational time and hardware resource are key issues in hardware implementation of any signal-processing algorithm. This paper presents the design and implementation of a polyphase-decomposition-based new architecture of wavelet filter for power system harmonics estimation using discrete wavelet...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on instrumentation and measurement Jg. 65; H. 7; S. 1585 - 1595
Hauptverfasser:	Tiwari, Vinay K., Jain, Sachin K.
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	New York IEEE 01.07.2016 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:	Architecture Architecture (computers) Boards Computation Discrete wavelet packet transform (DWPT) Discrete wavelet transforms Estimation field-programming gate array (FPGA) finite impulse response (FIR) filter Finite impulse response filters Hardware Harmonic analysis Harmonics Instrumentation Power harmonic filters power quality (PQ) root mean square (rms) Wavelet Xilinx system generator (XSG) root mean square (rms) finite impulse response (FIR) filter Xilinx system generator (XSG) power quality (PQ) Discrete wavelet packet transform (DWPT) field-programming gate array (FPGA)
ISSN:	0018-9456, 1557-9662
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!