Decimator systolic arrays design space exploration for multirate signal processing applications

This study presents a new systolic array structure for a decimator that merges the antialiasing finite impulse response (FIR) filter with the downsampler. The development of the structure is based on a systematic methodology. Using this methodology, a dependence graph for the decimator was obtained...

Full description

Saved in:
Bibliographic Details
Published in:IET circuits, devices & systems Vol. 13; no. 8; pp. 1232 - 1240
Main Authors: Shoukry, Mohammed, Gebali, Fayez, Agathoklis, Panajotis
Format: Journal Article
Language:English
Published: Stevenage The Institution of Engineering and Technology 01.11.2019
John Wiley & Sons, Inc
Subjects:
ISSN:1751-858X, 1751-8598, 1751-8598
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Be the first to leave a comment!
You must be logged in first