A Scalable and Modular Architecture for High-Performance Packet Classification

Packet classification is widely used as a core function for various applications in network infrastructure. With increasing demands in throughput, performing wire-speed packet classification has become challenging. Also the performance of today's packet classification solutions depends on the c...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on parallel and distributed systems Vol. 25; no. 5; pp. 1135 - 1144
Main Authors:	Ganegedara, Thilan, Weirong Jiang, Prasanna, Viktor K.
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.05.2014 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	Architecture Architecture (computers) Arrays ASIC Classification Conversion Field programmable gate arrays firewall FPGA Hardware hardware architectures High speed Memory management Modular network security networking Packet classification Pipelines Product introduction router State of the art Throughput Vectors
ISSN:	1045-9219, 1558-2183
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!