A Scalable and Modular Architecture for High-Performance Packet Classification
Packet classification is widely used as a core function for various applications in network infrastructure. With increasing demands in throughput, performing wire-speed packet classification has become challenging. Also the performance of today's packet classification solutions depends on the c...
Uloženo v:
| Vydáno v: | IEEE transactions on parallel and distributed systems Ročník 25; číslo 5; s. 1135 - 1144 |
|---|---|
| Hlavní autoři: | , , |
| Médium: | Journal Article |
| Jazyk: | angličtina |
| Vydáno: |
New York
IEEE
01.05.2014
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Témata: | |
| ISSN: | 1045-9219, 1558-2183 |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | Packet classification is widely used as a core function for various applications in network infrastructure. With increasing demands in throughput, performing wire-speed packet classification has become challenging. Also the performance of today's packet classification solutions depends on the characteristics of rulesets. In this work, we propose a novel modular Bit-Vector (BV) based architecture to perform high-speed packet classification on Field Programmable Gate Array (FPGA). We introduce an algorithm named StrideBV and modularize the BV architecture to achieve better scalability than traditional BV methods. Further, we incorporate range search in our architecture to eliminate ruleset expansion caused by range-to-prefix conversion. The post place-and-route results of our implementation on a state-of-the-art FPGA show that the proposed architecture is able to operate at 100+ Gbps for minimum size packets while supporting large rulesets up to 28 K rules using only the on-chip memory resources. Our solution is ruleset-feature independent , i.e. the above performance can be guaranteed for any ruleset regardless the composition of the ruleset. |
|---|---|
| AbstractList | Packet classification is widely used as a core function for various applications in network infrastructure. With increasing demands in throughput, performing wire-speed packet classification has become challenging. Also the performance of today's packet classification solutions depends on the characteristics of rulesets. In this work, we propose a novel modular Bit-Vector (BV) based architecture to perform high-speed packet classification on Field Programmable Gate Array (FPGA). We introduce an algorithm named StrideBV and modularize the BV architecture to achieve better scalability than traditional BV methods. Further, we incorporate range search in our architecture to eliminate ruleset expansion caused by range-to-prefix conversion. The post place-and-route results of our implementation on a state-of-the-art FPGA show that the proposed architecture is able to operate at 100+ Gbps for minimum size packets while supporting large rulesets up to 28 K rules using only the on-chip memory resources. Our solution is ruleset-feature independent , i.e. the above performance can be guaranteed for any ruleset regardless the composition of the ruleset. |
| Author | Prasanna, Viktor K. Weirong Jiang Ganegedara, Thilan |
| Author_xml | – sequence: 1 givenname: Thilan surname: Ganegedara fullname: Ganegedara, Thilan email: gangeda@usc.edu organization: Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA, USA – sequence: 2 surname: Weirong Jiang fullname: Weirong Jiang email: weirongj@acm.org organization: Xilinx Res. Labs., San Jose, CA, USA – sequence: 3 givenname: Viktor K. surname: Prasanna fullname: Prasanna, Viktor K. email: prasanna@usc.edu organization: Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA, USA |
| BookMark | eNp1kLtPwzAQhy1UJFpgZGKJxMKS4kf8yFiVp1SgUstsOc6FuqRJsZ2B_56UIoZKLHc3fL-70zdCg6ZtAKELgseE4PxmOb9djCkmbEwFOUJDwrlKKVFs0M8442lOSX6CRiGsMSYZx9kQvUyShTW1KWpITFMmz23Z1cYnE29XLoKNnYekan3y6N5X6Rx8P29MYyGZG_sBMZnWJgRXOWuia5szdFyZOsD5bz9Fb_d3y-ljOnt9eJpOZqllKouplDgjTFgmCgF9oRkIW2AmC1HZwgIWBTOlsKWtlDAAJVcV4zJnKi8EzxU7Rdf7vVvffnYQot64YKGuTQNtFzQRikvJqWQ9enWArtvON_13mnCSCZbLjPZUuqesb0PwUOmtdxvjvzTBemdX7-zqnV3d2-15dsBbF38URG9c_W_qcp9yAPB3QQgqVU7ZN8O_h3w |
| CODEN | ITDSEO |
| CitedBy_id | crossref_primary_10_1371_journal_pone_0181049 crossref_primary_10_1016_j_compeleceng_2014_10_012 crossref_primary_10_1007_s11227_022_04951_0 crossref_primary_10_1109_TPDS_2015_2505725 crossref_primary_10_1016_j_jnca_2019_102428 crossref_primary_10_1016_j_matcom_2017_11_003 crossref_primary_10_1109_ACCESS_2020_2973809 crossref_primary_10_1109_JETCAS_2016_2528638 crossref_primary_10_3390_electronics9010059 crossref_primary_10_1007_s40009_019_00862_6 crossref_primary_10_1155_2015_673596 crossref_primary_10_3390_electronics8101159 crossref_primary_10_1109_TC_2024_3477955 crossref_primary_10_1109_TNET_2023_3330381 crossref_primary_10_1007_s11227_022_04377_8 crossref_primary_10_3233_JHS_200634 crossref_primary_10_1145_3264819 crossref_primary_10_1016_j_comnet_2020_107534 crossref_primary_10_1109_COMST_2018_2876196 crossref_primary_10_3390_app11188693 crossref_primary_10_3390_computation7040063 crossref_primary_10_1109_TETC_2015_2449666 crossref_primary_10_3390_su12083068 crossref_primary_10_1109_COMST_2019_2943690 crossref_primary_10_1016_j_comcom_2015_05_017 crossref_primary_10_3233_JHS_180592 crossref_primary_10_1016_j_comnet_2016_04_009 crossref_primary_10_1007_s11227_019_02818_5 crossref_primary_10_1109_ACCESS_2020_2990331 |
| Cites_doi | 10.1109/HPSR.2012.6260820 10.1145/1583991.1584044 10.1109/FCCM.2008.31 10.1109/IPDPSW.2013.249 10.1145/1108956.1108958 10.1145/1046192.1046223 10.1007/978-1-4419-6700-8 10.1145/285243.285283 10.1109/40.820051 10.1109/GLOCOM.2012.6503535 10.1145/997150.997160 10.1109/TC.2008.159 |
| ContentType | Journal Article |
| Copyright | Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) May 2014 |
| Copyright_xml | – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) May 2014 |
| DBID | 97E RIA RIE AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D F28 FR3 |
| DOI | 10.1109/TPDS.2013.261 |
| DatabaseName | IEEE All-Society Periodicals Package (ASPP) 2005–Present IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE Xplore CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional ANTE: Abstracts in New Technology & Engineering Engineering Research Database |
| DatabaseTitle | CrossRef Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Professional Engineering Research Database ANTE: Abstracts in New Technology & Engineering |
| DatabaseTitleList | Technology Research Database Technology Research Database |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering Computer Science Architecture |
| EISSN | 1558-2183 |
| EndPage | 1144 |
| ExternalDocumentID | 3271950281 10_1109_TPDS_2013_261 6627892 |
| Genre | orig-research |
| GroupedDBID | --Z -~X .DC 0R~ 29I 4.4 5GY 5VS 6IK 97E AAJGR AARMG AASAJ AAWTH ABAZT ABFSI ABQJQ ABVLG ACGFO ACIWK AENEX AETIX AGQYO AGSQL AHBIQ AI. AIBXA AKJIK AKQYR ALLEH ALMA_UNASSIGNED_HOLDINGS ASUFR ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 E.L EBS EJD HZ~ H~9 ICLAB IEDLZ IFIPE IFJZH IPLJI JAVBF LAI M43 MS~ O9- OCL P2P PQQKQ RIA RIE RNI RNS RZB TN5 TWZ UHB VH1 AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D F28 FR3 |
| ID | FETCH-LOGICAL-c384t-7704136c36b6e36b24e6cb037b6fcbce06b3ad6cdcf86aeed58f3579389b65983 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 43 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000334673200004&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 1045-9219 |
| IngestDate | Sun Sep 28 00:23:12 EDT 2025 Sun Nov 09 08:31:38 EST 2025 Sat Nov 29 03:36:07 EST 2025 Tue Nov 18 22:12:50 EST 2025 Wed Aug 27 02:52:31 EDT 2025 |
| IsPeerReviewed | true |
| IsScholarly | true |
| Issue | 5 |
| Language | English |
| License | https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-c384t-7704136c36b6e36b24e6cb037b6fcbce06b3ad6cdcf86aeed58f3579389b65983 |
| Notes | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 content type line 23 |
| PQID | 1514639742 |
| PQPubID | 85437 |
| PageCount | 10 |
| ParticipantIDs | crossref_citationtrail_10_1109_TPDS_2013_261 crossref_primary_10_1109_TPDS_2013_261 proquest_journals_1514639742 ieee_primary_6627892 proquest_miscellaneous_1685775273 |
| PublicationCentury | 2000 |
| PublicationDate | 2014-05-01 |
| PublicationDateYYYYMMDD | 2014-05-01 |
| PublicationDate_xml | – month: 05 year: 2014 text: 2014-05-01 day: 01 |
| PublicationDecade | 2010 |
| PublicationPlace | New York |
| PublicationPlace_xml | – name: New York |
| PublicationTitle | IEEE transactions on parallel and distributed systems |
| PublicationTitleAbbrev | TPDS |
| PublicationYear | 2014 |
| Publisher | IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher_xml | – name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| References | ref12 ref15 ref10 taylor (ref11) 2005; 1 (ref13) 0 ref2 ref1 (ref14) 0 ref8 ref7 ref9 ref4 ref3 ref6 ref5 |
| References_xml | – ident: ref3 doi: 10.1109/HPSR.2012.6260820 – ident: ref6 doi: 10.1145/1583991.1584044 – ident: ref5 doi: 10.1109/FCCM.2008.31 – year: 0 ident: ref13 publication-title: Virtex 7 – ident: ref9 doi: 10.1109/IPDPSW.2013.249 – year: 0 ident: ref14 publication-title: Xilinx Xcell Journal – ident: ref12 doi: 10.1145/1108956.1108958 – ident: ref10 doi: 10.1145/1046192.1046223 – ident: ref8 doi: 10.1007/978-1-4419-6700-8 – volume: 1 start-page: 269 year: 2005 ident: ref11 article-title: Scalable Packet Classification Using Distributed Crossproducing of Field Labels publication-title: Proc 24th Annu Joint IEEE INFOCOM – ident: ref7 doi: 10.1145/285243.285283 – ident: ref4 doi: 10.1109/40.820051 – ident: ref15 doi: 10.1109/GLOCOM.2012.6503535 – ident: ref1 doi: 10.1145/997150.997160 – ident: ref2 doi: 10.1109/TC.2008.159 |
| SSID | ssj0014504 |
| Score | 2.3022435 |
| Snippet | Packet classification is widely used as a core function for various applications in network infrastructure. With increasing demands in throughput, performing... |
| SourceID | proquest crossref ieee |
| SourceType | Aggregation Database Enrichment Source Index Database Publisher |
| StartPage | 1135 |
| SubjectTerms | Architecture Architecture (computers) Arrays ASIC Classification Conversion Field programmable gate arrays firewall FPGA Hardware hardware architectures High speed Memory management Modular network security networking Packet classification Pipelines Product introduction router State of the art Throughput Vectors |
| Title | A Scalable and Modular Architecture for High-Performance Packet Classification |
| URI | https://ieeexplore.ieee.org/document/6627892 https://www.proquest.com/docview/1514639742 https://www.proquest.com/docview/1685775273 |
| Volume | 25 |
| WOSCitedRecordID | wos000334673200004&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| journalDatabaseRights | – providerCode: PRVIEE databaseName: IEEE Electronic Library (IEL) customDbUrl: eissn: 1558-2183 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0014504 issn: 1045-9219 databaseCode: RIE dateStart: 19900101 isFulltext: true titleUrlDefault: https://ieeexplore.ieee.org/ providerName: IEEE |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS8NAEB5UPOjB-sT6YgXxZDTNvrLH4gMPWgoqeAub3S0Ikkpt_f3ObNNYUQ9eQmCHJMxkdmZ2Zr4BOEGbIc1A6MR7LhJhM5mUHekSgj63OrW2EyJk_p3u9fLnZ9NfgLOmFyaEEIvPwjndxly-H7oJHZVdEFh5bnDDXdRaTXu1moyBkHFUIEYXMjGohl94mheP_asHKuLi55nqfLM_caDKj104mpab1v8-ah3WaheSdacy34CFUG1CazaegdXaugmrc1iDW9Dr4op9pU4pZivP7oeeKlBZdy6TwNCDZVT5kfS_-glY36Kmj1kcn0mFRVGW2_B0c_14eZvUwxQSx3MxRi86RXulHFelCnjJRFCuTLmmbp_ShVSV3HrlvBvkyqLllPmAS9Te3JRKmpzvwFI1rMIusGCEl9Zp43wmbCez0mNInnE9cGjsfGjD2YzFhauRxmngxWsRI47UFCSRgiRSoETacNqQv00hNv4i3CL2N0Q159twMJNfUSvge4GOjKCcpcDl42YZVYfyIbYKwwnSqFxqTQh0e78_eR9W8N1iWt94AEvj0SQcwrL7GL-8j47i__cJwCnZCg |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3dS8NADA-igvrgtzg_TxCfrOt6H-09Dj9QnGPgBN_K9e4GgnSim3-_ya2rivrgSylcKEdyuSRN8gvAMdoMqQcijZzjIhImkVHRkjYi6HOTxsa0fIDM76Tdbvb4qHszcFr3wnjvQ_GZP6PXkMt3QzumX2VNAivPNF64c1KIJJ50a9U5AyHDsECML2SkURE_ETWb_d7FPZVx8bNEtb5ZoDBS5cc9HIzL1cr_trUKy5UTydoTqa_BjC_XYWU6oIFV-roOS1_QBjeg28YV80y9UsyUjt0NHdWgsvaXXAJDH5ZR7UfU--woYD2Duj5iYYAmlRYFaW7Cw9Vl__w6qsYpRJZnYoR-dIwWS1muCuXxkQivbBHzlPp9CutjVXDjlHV2kCmDtlNmAy5RfzNdKKkzvgWz5bD028C8Fk4am2rrEmFaiZEOg_KEpwOL5s75BpxOWZzbCmucRl485yHmiHVOEslJIjlKpAEnNfnLBGTjL8INYn9NVHG-AXtT-eWVCr7l6MoIyloKXD6ql1F5KCNiSj8cI43KZJoSBt3O718-hIXr_l0n79x0b3dhEfchJtWOezA7eh37fZi376Ont9eDcBY_AC9B3FE |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=A+Scalable+and+Modular+Architecture+for+High-Performance+Packet+Classification&rft.jtitle=IEEE+transactions+on+parallel+and+distributed+systems&rft.au=Ganegedara%2C+Thilan&rft.au=Jiang%2C+Weirong&rft.au=Prasanna%2C+Viktor+K&rft.date=2014-05-01&rft.issn=1045-9219&rft.volume=25&rft.issue=5&rft.spage=1135&rft.epage=1144&rft_id=info:doi/10.1109%2FTPDS.2013.261&rft.externalDBID=NO_FULL_TEXT |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1045-9219&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1045-9219&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1045-9219&client=summon |