Integrated Memory Controllers with Parallel Coherence Streams

Previous work in scalable hardware distributed shared memory (DSM) multiprocessors has established the critical and dominant role that protocol processing bandwidth (or its inverse, occupancy) plays in determining overall performance in architectures with standalone memory/coherence controllers. How...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	IEEE transactions on parallel and distributed systems Ročník 18; číslo 8; s. 1159 - 1173
Hlavní autori:	Chaudhuri, M., Heinrich, M.
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	New York IEEE 01.08.2007 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Predmet:	Analytical models Bandwidth Coherence Control systems Controllers Distributed memory Engines Hardware Memory architecture Microorganisms Microprocessors Performance enhancement Protocol Protocols Streams Studies System-on-a-chip
ISSN:	1045-9219, 1558-2183
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Buďte prvý, kto okomentuje tento záznam!