Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck

The central unit of a Viterbi decoder is a data-dependent feedback loop which performs an add-compare-select (ACS) operation. This nonlinear recursion is the only bottleneck for a high-speed parallel implementation. A linear scale solution (architecture) is presented which allows the implementation...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on communications Vol. 37; no. 8; pp. 785 - 790
Main Authors:	Fettweis, G., Meyr, H.
Format:	Journal Article
Language:	English
Published:	New York, NY IEEE 01.08.1989 Institute of Electrical and Electronics Engineers
Subjects:	Applied sciences Coding, codes Computer architecture Decoding Dynamic programming Exact sciences and technology Feedback loop Hardware Information, signal and communications theory Markov processes Recursive estimation Signal and communications theory Systolic arrays Telecommunications and information theory Throughput Viterbi algorithm System architecture Bottleneck Parallel algorithm Flow rate Decoding Systolic network Viterbi decoding
ISSN:	0090-6778
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!