An FPGA Design with High Memory Efficiency and Decoding Performance for 5G LDPC Decoder

A hardware-efficient implementation of a Low-Density Parity-Check (LDPC) decoder is presented in this paper. The proposed decoder design is based on the Hybrid Offset Min-Sum (HOMS) algorithm. In the check node processing of this decoder, only the first minimum is computed instead of the first two m...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	Electronics (Basel) Ročník 12; číslo 17; s. 3667
Hlavní autori:	Tran-Thi, Bich Ngoc, Nguyen-Ly, Thien Truong, Hoang, Trang
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	Basel MDPI AG 01.09.2023
Predmet:	Algorithms Architecture Circuit design Codes Coding theory Decoders Decoding Design Design and construction Digital integrated circuits Efficiency Error correcting codes Error correction & detection Field programmable gate arrays Hardware Low density parity check codes Methods Parity Random variables Scheduling Vietnam
ISSN:	2079-9292, 2079-9292
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Buďte prvý, kto okomentuje tento záznam!