IMCRYPTO: An In-Memory Computing Fabric for AES Encryption and Decryption

This article proposes IMCRYPTO, an in-memory computing (IMC) fabric for accelerating advanced encryption standard (AES) encryption and decryption. IMCRYPTO employs a unified structure to implement encryption and decryption in a single-hardware architecture with combined (Inv)SubBytes and (Inv)MixCol...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	IEEE transactions on very large scale integration (VLSI) systems Ročník 30; číslo 5; s. 553 - 565
Hlavní autori:	Reis, Dayane, Geng, Haoran, Niemier, Michael, Hu, Xiaobo Sharon
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	New York IEEE 01.05.2022 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Predmet:	Advanced encryption standard (AES) Associative memory Ciphers content addressable memory (CAM) Cryptography Encryption Fabrics in-memory computing (IMC) New technology Power consumption Power management Random access memory random access memory (RAM) RISC Table lookup Throughput
ISSN:	1063-8210, 1557-9999
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Popis
Shrnutí:	This article proposes IMCRYPTO, an in-memory computing (IMC) fabric for accelerating advanced encryption standard (AES) encryption and decryption. IMCRYPTO employs a unified structure to implement encryption and decryption in a single-hardware architecture with combined (Inv)SubBytes and (Inv)MixColumns steps. Because of this step combination and the high parallelism achieved by multiple units of random access memory (RAM) and random access/content addressable memory (RA/CAM) arrays, IMCRYPTO achieves high-throughput encryption and decryption without sacrificing area and power consumption. In addition, due to the integration of an RISC-V core, IMCRYPTO offers programmability and flexibility. IMCRYPTO improves the throughput per area by a minimum (maximum) of <inline-formula> <tex-math notation="LaTeX">3.3\times </tex-math></inline-formula> (<inline-formula> <tex-math notation="LaTeX">223.1\times </tex-math></inline-formula>) compared to previous ASICs/IMC architectures for AES-128 encryption. Projections show added benefit from emerging technologies of up to <inline-formula> <tex-math notation="LaTeX">5.3\times </tex-math></inline-formula> to the area-delay-power product of IMCRYPTO.
Bibliografia:	ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14
ISSN:	1063-8210 1557-9999
DOI:	10.1109/TVLSI.2022.3157270