Low-Latency Unfolded-KES Architecture for Emerging Storage Class Memories

This paper presents an advanced key-equation solver (KES) algorithm that can reduce the computing latency of BCH decoding for the high-speed storage class memory (SCM). Adopting the unfolding algorithm as a factor of two, compared to the conventional iterative KES scheme, the proposed work potential...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on circuits and systems. I, Regular papers Jg. 67; H. 6; S. 2103 - 2113
Hauptverfasser:	Moon, Seungsik, Choe, Jeongwon, Lee, Youngjoo
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	New York IEEE 01.06.2020 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:	Acceleration Algorithms BCH decoding Computation Deactivation Decoding Delays emerging nonvolatile memory Energy consumption error-correction code High speed Indexes Iterative decoding Iterative methods low-latency processing Memory management Modules Recovery VLSI
ISSN:	1549-8328, 1558-0806
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!