High efficient distributed video coding with parallelized design for LDPCA decoding on CUDA based GPGPU

Distributed video coding (DVC) is a new coding paradigm targeting on applications with the need of low-complexity and/or low-power encoding at the cost of a high-complexity decoding. In the DVC architectures based on Error Control Codes (ECCs) with a feedback channel, the high decoding complexity co...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:Journal of visual communication and image representation Ročník 23; číslo 1; s. 63 - 74
Hlavní autori: Pai, Yu-Shan, Shen, Yun-Chung, Wu, Ja-Ling
Médium: Journal Article
Jazyk:English
Vydavateľské údaje: Elsevier Inc 2012
Predmet:
ISSN:1047-3203, 1095-9076
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:Distributed video coding (DVC) is a new coding paradigm targeting on applications with the need of low-complexity and/or low-power encoding at the cost of a high-complexity decoding. In the DVC architectures based on Error Control Codes (ECCs) with a feedback channel, the high decoding complexity comes from the decode-check-request iterations between the ECC encoder and the ECC decoder. In this paper, a parallel message-passing decoding algorithm for computing low density parity check (LDPC) syndromes is applied through the Compute Unified Device Architecture (CUDA) based on General Purpose Graphics Processing Unit (GPGPU). Furthermore, we proposed a novel rate control mechanism, dubbed as the Ladder Step Size Request (LSSR), to reduce the number of requests which leads to much speedup gain. Experimental results show that, through our work, the overall DVC decoding speedup gain can reach 46.52 with only 0.2 dB rate distortion performance loss.
Bibliografia:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:1047-3203
1095-9076
DOI:10.1016/j.jvcir.2011.08.004