Design of Variable Fractional Delay Filter with Fractional Delay Constraints

This letter develops an efficient computational procedure for the design of an odd-order variable fractional delay (VFD) digital filter with minimum peak variable fractional delay error subject to restrictions on the peak variable frequency response error. An iterative algorithm is developed to solv...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:IEEE signal processing letters Ročník 21; číslo 11; s. 1361 - 1364
Hlavní autor: Dam, Hai Huyen
Médium: Journal Article
Jazyk:angličtina
Vydáno: New York IEEE 01.11.2014
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Témata:
ISSN:1070-9908, 1558-2361
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:This letter develops an efficient computational procedure for the design of an odd-order variable fractional delay (VFD) digital filter with minimum peak variable fractional delay error subject to restrictions on the peak variable frequency response error. An iterative algorithm is developed to solve the formulated non-linear optimization problem where a first order linear approximation is employed for the variable fractional delay error. This results in a second-order cone programming (SOCP) problem with linear constraints. Design examples show that the peak fractional delay error can be reduced significantly from the minimax solution while maintaining approximately the same peak frequency response error. In addition, for a fixed level of peak variable frequency response error, approximately 1.61-2.09 dB improvement for the peak variable delay error can be obtained over existing methods.
Bibliografie:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
content type line 23
ISSN:1070-9908
1558-2361
DOI:10.1109/LSP.2014.2336662