FPGA Implementation of the C-Mantec Neural Network Constructive Algorithm

Competitive majority network trained by error correction (C-Mantec), a recently proposed constructive neural network algorithm that generates very compact architectures with good generalization capabilities, is implemented in a field programmable gate array (FPGA). A clear difference with most of th...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:IEEE transactions on industrial informatics Ročník 10; číslo 2; s. 1154 - 1161
Hlavní autori: Ortega-Zamorano, Francisco, Jerez, Jose M., Franco, Leonardo
Médium: Journal Article
Jazyk:English
Vydavateľské údaje: Piscataway IEEE 01.05.2014
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Predmet:
Algorithms
Circuit complexity
Construction
Construction industry
constructive neural networks (CoNN)
Field programmable gate arrays
Hardware
Learning
Neural networks
Neurons
on-chip learning
Table lookup
Tasks
threshold networks
Training
ISSN:1551-3203, 1941-0050
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:Competitive majority network trained by error correction (C-Mantec), a recently proposed constructive neural network algorithm that generates very compact architectures with good generalization capabilities, is implemented in a field programmable gate array (FPGA). A clear difference with most of the existing neural network implementations (most of them based on the use of the backpropagation algorithm) is that the C-Mantec automatically generates an adequate neural architecture while the training of the data is performed. All the steps involved in the implementation, including the on-chip learning phase, are fully described and a deep analysis of the results is carried on using the two sets of benchmark problems. The results show a clear increase in the computation speed in comparison to the standard personal computer (PC)-based implementation, demonstrating the usefulness of the intrinsic parallelism of FPGAs in the neurocomputational tasks and the suitability of the hardware version of the C-Mantec algorithm for its application to real-world problems.
Bibliografia:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
content type line 23
ISSN:1551-3203
1941-0050
DOI:10.1109/TII.2013.2294137