Performance analysis of Vedic mathematics algorithms on re-configurable hardware platform

For the overall performance of systems like microprocessors and digital signal processors (DSPs) platforms, arithmetic units, all must be efficient in terms of speed, power, and area. Multipliers and dividers are inevitable hardware employed in such systems. This paper focuses on Vedic mathematics a...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	Sadhana (Bangalore) Jg. 46; H. 2
Hauptverfasser:	Biji, Rhea, Savani, Vijay
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	New Delhi Springer India 01.06.2021 Springer Nature B.V
Schlagworte:	Algorithms Arithmetic and logic units CMOS Convolution Digital signal processing Digital signal processors Dividers Dividing (mathematics) Engineering Hardware Mathematical analysis Mathematics Microprocessors Multiplication Multiplication & division Power consumption Vedic mathematics algorithms Nikhilam Sutra Urdhva Tiryagbhyam Digital signal processing Verilog
ISSN:	0256-2499, 0973-7677
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!