HDSAP: heterogeneity-aware dynamic scheduling algorithm to improve performance of nanoscale many-core processors for unknown workloads

The performance growth in processors has been continuing toward increasing the number of processing cores on the chip and scaling the feature size of transistors. However, in the nanoera, side effects of the scaling, such as induced heterogeneities in the performance, power, and soft error rate of i...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	The Journal of supercomputing Ročník 79; číslo 12; s. 13341 - 13369
Hlavní autoři:	Kia, Keihaneh, Rajabzadeh, Amir
Médium:	Journal Article
Jazyk:	angličtina
Vydáno:	New York Springer US 01.08.2023 Springer Nature B.V
Témata:	Algorithms Communication Compilers Computer Science Constraints Design Heterogeneity Heuristic scheduling Interpreters Manufacturing Mathematical models Microprocessors Performance enhancement Processor Architectures Processors Programming Languages Reliability Response time Scheduling Side effects Simulators Soft errors Transistors Workload Workloads Nanoscale Soft error reliability Manufacturing process variation Power limitation Multi many-core processor Static NUCA architecture
ISSN:	0920-8542, 1573-0484
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Buďte první, kdo okomentuje tento záznam!