High-Performance Parallel Implementation of Genetic Algorithm on FPGA

Genetic algorithms (GAs) are used to solve search and optimization problems in which an optimal solution can be found using an iterative process with probabilistic and non-deterministic transitions. However, depending on the problem’s nature, the time required to find a solution can be high in seque...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Circuits, systems, and signal processing Jg. 38; H. 9; S. 4014 - 4039
Hauptverfasser: Torquato, Matheus F., Fernandes, Marcelo A. C.
Format: Journal Article
Sprache:Englisch
Veröffentlicht: New York Springer US 01.09.2019
Springer Nature B.V
Schlagworte:
Circuits and Systems
Electrical Engineering
Electronics and Microelectronics
Engineering
Field programmable gate arrays
Genetic algorithms
Hardware
Instrumentation
Iterative methods
Optimization
Signal,Image and Speech Processing
Reconfigurable computing
Parallel implementation
FPGA
Genetic algorithms
ISSN:0278-081X, 1531-5878
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Genetic algorithms (GAs) are used to solve search and optimization problems in which an optimal solution can be found using an iterative process with probabilistic and non-deterministic transitions. However, depending on the problem’s nature, the time required to find a solution can be high in sequential machines due to the computational complexity of genetic algorithms. This work proposes a full-parallel implementation of a genetic algorithm on field-programmable gate array (FPGA). Optimization of the system’s processing time is the main goal of this project. Results associated with the processing time and area occupancy (on FPGA) for various population sizes are analyzed. Studies concerning the accuracy of the GA response for the optimization of two variables functions were also evaluated for the hardware implementation. However, the high-performance implementation proposed in this paper is able to work with more variable from some adjustments on hardware architecture. The results showed that the GA full-parallel implementation achieved throughput about 16 millions of generations per second and speedups between 17 and 170,000 associated with several works proposed in the literature.
Bibliographie:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:0278-081X
1531-5878
DOI:10.1007/s00034-019-01037-w