APPAs: fast and efficient approximate parallel prefix adders and multipliers

In this paper, the approximate parallel prefix adders with minimizing hardware and timing complexities are proposed. Moreover, an approximate multiplier based on these adders is designed. The approximate structures include two approximate Sklansky adders, one approximate Ladner-Fischer adder, and on...

Full description

Saved in:

Bibliographic Details
Published in:	The Journal of supercomputing Vol. 80; no. 16; pp. 24269 - 24296
Main Author:	Rashidi, Bahram
Format:	Journal Article
Language:	English
Published:	New York Springer US 01.11.2024 Springer Nature B.V
Subjects:	Accuracy Algorithms Approximation Compilers Computer Science Critical path Delay Design Errors Gate counting Hardware Image filters Image processing Interpreters Low pass filters Multiplication & division Multipliers Processing speed Processor Architectures Programming Languages Signal processing ASIC Approximate adder Parallel prefix adders (PPA) Imprecise image processing Approximate multiplier
ISSN:	0920-8542, 1573-0484
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!