A combining design of precoder and equalizer based on shared redundancy to improve performance of ISI MIMO systems

There have been a number of researches on block transmission systems via MIMO channels due to really high data transmission rate. However, because of the existence of inter-symbol interference (ISI) in the systems, guard intervals are added to eliminate the ISI, leading to a reduction in channel ene...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:Wireless networks Ročník 25; číslo 5; s. 2741 - 2750
Hlavní autori: Doanh, Bui Quoc, Quan, Do Thanh, Hiep, Pham Thanh, Hieu, Ta Chi
Médium: Journal Article
Jazyk:English
Vydavateľské údaje: New York Springer US 01.07.2019
Springer Nature B.V
Predmet:
Bandwidths
Bit error rate
Channels
Communications Engineering
Computer Communication Networks
Data transmission
Electrical Engineering
Energy dissipation
Engineering
IT in Business
MIMO (control systems)
Networks
Optimization
Performance enhancement
Reduction
Redundancy
Wireless networks
Sharing redundancy
Precoder
Equalizer
Trailing zero
Block transmission
Leading zero
ISI MIMO systems
BER
ISSN:1022-0038, 1572-8196
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:There have been a number of researches on block transmission systems via MIMO channels due to really high data transmission rate. However, because of the existence of inter-symbol interference (ISI) in the systems, guard intervals are added to eliminate the ISI, leading to a reduction in channel energy and bandwidth efficiency. In order to optimize these systems, there are many solutions in which a combining design of precoder and equalizer appears as a potential candidate. In this paper, a jointly optimal design for precoder and equalizer for ISI multiple input multiple output (MIMO) channels based on sharing redundancy is proposed. Theory analysis and simulation results demonstrate that the proposed design produces a significant improvement in the system performance such as a reduction in bit error rate, a decrease in channel energy loss and an increase in system throughput.
Bibliografia:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:1022-0038
1572-8196
DOI:10.1007/s11276-019-01990-z