Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing

This paper presents an evolvable hardware system, fully contained in an FPGA, which is capable of autonomously generating digital processing circuits, implemented on an array of processing elements (PEs). Candidate circuits are generated by an embedded evolutionary algorithm and implemented by means...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on computers Vol. 62; no. 8; pp. 1481 - 1493
Main Authors:	Salvador, R., Otero, A., Mora, J., de la Torre, E., Riesgo, T., Sekanina, L.
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.08.2013 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	adaptable architectures Adaptive systems Arrays autonomous systems Circuits Evolutionary computing evolutionary computing and genetic algorithms Evolvable hardware Filtering Filtration FPGAs Genetic algorithms Logic reconfigurable hardware Reconfiguration self-adaptive systems Self-organizing networks Studies
ISSN:	0018-9340, 1557-9956
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!