Design of self-testable wafer-scale processor arrays

A technique for designing self-testable wafer-scale arrays is presented. Faulty and Fault-free cells (processors, PEs) are indentified in distributed fashion without providing correct responses from the outside. It uses both local comparisons and dissemination of the comparison results. Faults in di...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:International journal of electronics Jg. 69; H. 5; S. 665 - 671
1. Verfasser: CHOI, YOON-HWA
Format: Journal Article
Sprache:Englisch
Veröffentlicht: London Taylor & Francis Group 01.11.1990
Taylor & Francis
Schlagworte:
Applied sciences
Electronics
Exact sciences and technology
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Processor
Circuit design
Test
Network
Defect
Algorithm
Wafer
ISSN:0020-7217, 1362-3060
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A technique for designing self-testable wafer-scale arrays is presented. Faulty and Fault-free cells (processors, PEs) are indentified in distributed fashion without providing correct responses from the outside. It uses both local comparisons and dissemination of the comparison results. Faults in diagnostic circuits, which have been typically assumed to be fault-free, are also covered by the self-testing algorithm. The algorithm is quite general in the sense that it is independent of the structure of the syndrome analyser in each cell.
Bibliographie:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:0020-7217
1362-3060
DOI:10.1080/00207219008920353