Relaxed Min-Max Decoder Architectures for Nonbinary Low-Density Parity-Check Codes

Compared to binary low-density parity-check (LDPC) codes, nonbinary (NB) LDPC codes can achieve higher coding gain when the codeword length is moderate, but at the cost of higher decoding complexity. One major bottleneck of NB-LDPC decoding is the complicated check node processing. In this paper, a...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	IEEE transactions on very large scale integration (VLSI) systems Ročník 21; číslo 11; s. 2010 - 2023
Hlavní autoři:	Cai, Fang, Zhang, Xinmiao
Médium:	Journal Article
Jazyk:	angličtina
Vydáno:	New York, NY IEEE 01.11.2013 Institute of Electrical and Electronics Engineers
Témata:	Algorithm design and analysis Applied sciences Check node processing Circuit properties Complexity theory Decoding Design. Technologies. Operation analysis. Testing Electric, optical and optoelectronic circuits Electronic circuits Electronics Exact sciences and technology Integrated circuits low-density parity-check codes min-max algorithm nonbinary Parity check codes partial-parallel Reliability Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Signal convertors VLSI design Performance evaluation Finite field partial-parallel VLSI circuit nonbinary Check node processing Coding circuit Integrated circuit design Decoding circuit Numerical method VLSI design Decoding Algorithm Implementation min-max algorithm Circuit architecture Finite element method Linear combination Coding Integrated circuit Parity check codes low-density parity-check codes Gain
ISSN:	1063-8210, 1557-9999
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Buďte první, kdo okomentuje tento záznam!