Efficient Implementation of a Threshold Modified Min-Sum Algorithm for LDPC Decoders

In this brief, we present a hardware efficient implementation of a threshold modified min-sum algorithm (MSA) to improve the performance of a low density parity-check (LDPC) decoder. The proposed architecture introduces a novel lookup table based threshold attenuation technique, called threshold att...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. II, Express briefs Vol. 67; no. 9; pp. 1599 - 1603
Main Authors: Liu, Yanfang, Tang, Wei, Mitchell, David G. M.
Format: Journal Article
Language:English
Published: New York IEEE 01.09.2020
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:
Algorithms
Architecture
Attenuation
Bit error rate
Circuits
Decoders
Decoding
Field programmable gate arrays
FPGA
Hardware
LDPC codes
LDPC decoder
Lookup tables
min-sum algorithm
Optimization
Optimization techniques
Parity check codes
Performance enhancement
Signal to noise ratio
Table lookup
ISSN:1549-7747, 1558-3791
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract In this brief, we present a hardware efficient implementation of a threshold modified min-sum algorithm (MSA) to improve the performance of a low density parity-check (LDPC) decoder. The proposed architecture introduces a novel lookup table based threshold attenuation technique, called threshold attenuated MSA (TAMSA). The proposed TAMSA implementation is shown to improve bit error rate (BER) performance compared to the conventional AMSA and MSA. Furthermore, a layered version of the TAMSA implementation is investigated to reduce hardware cost. Utilizing circuit optimization techniques, including a parallel computing structure, the proposed layered TAMSA field-programmable gate array (FPGA) implementation results show that the modified architecture requires no extra circuit power or circuit area compared to conventional AMSA, and only 0.07% extra leaf cells compared to conventional MSA.
AbstractList In this brief, we present a hardware efficient implementation of a threshold modified min-sum algorithm (MSA) to improve the performance of a low density parity-check (LDPC) decoder. The proposed architecture introduces a novel lookup table based threshold attenuation technique, called threshold attenuated MSA (TAMSA). The proposed TAMSA implementation is shown to improve bit error rate (BER) performance compared to the conventional AMSA and MSA. Furthermore, a layered version of the TAMSA implementation is investigated to reduce hardware cost. Utilizing circuit optimization techniques, including a parallel computing structure, the proposed layered TAMSA field-programmable gate array (FPGA) implementation results show that the modified architecture requires no extra circuit power or circuit area compared to conventional AMSA, and only 0.07% extra leaf cells compared to conventional MSA.
Author Liu, Yanfang
Tang, Wei
Mitchell, David G. M.
Author_xml – sequence: 1
  givenname: Yanfang
  orcidid: 0000-0003-0811-8022
  surname: Liu
  fullname: Liu, Yanfang
  email: viviliu@nmsu.edu
  organization: Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA
– sequence: 2
  givenname: Wei
  orcidid: 0000-0003-1925-0782
  surname: Tang
  fullname: Tang, Wei
  email: wtang@nmsu.edu
  organization: Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA
– sequence: 3
  givenname: David G. M.
  orcidid: 0000-0002-3544-9225
  surname: Mitchell
  fullname: Mitchell, David G. M.
  email: dgmm@nmsu.edu
  organization: Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA
BookMark eNp9kD1PwzAURS1UJNrCH4DFEnOKn-3EyVi1BSIVgdQwR64_qKskLk468O9JScXAwPTucM-70pmgUeMbg9AtkBkAyR6KxSbPZ5RQMmOEQELgAo0hjtOIiQxGp8yzSAgurtCkbfeE0IwwOkbFylqnnGk6nNeHytR9kp3zDfYWS1zsgml3vtL4xWtnnemDa6LNscbz6sMH1-1qbH3A6-XbAi-N8tqE9hpdWlm15uZ8p-j9cVUsnqP161O-mK8jRbO4i0yaxUxtOeMy5ZpSxWUiQCmhtCJCx9ICaM21iBmz0myBceCSkzQGIkFJNkX3w99D8J9H03bl3h9D00-WlLNUJAmkom_RoaWCb9tgbHkIrpbhqwRSnuyVP_bKk73ybK-H0j-QcoOYLkhX_Y_eDagzxvxuZQAxSVL2DQrxflQ
CODEN ICSPE5
CitedBy_id crossref_primary_10_1109_TVT_2022_3203802
crossref_primary_10_1109_JSEN_2023_3243460
crossref_primary_10_1109_OJVT_2025_3573073
crossref_primary_10_1109_ACCESS_2021_3133908
crossref_primary_10_1109_TCSI_2021_3096755
crossref_primary_10_1109_TCSI_2024_3389040
crossref_primary_10_1109_TCSII_2021_3110953
crossref_primary_10_1109_ACCESS_2021_3065776
Cites_doi 10.1109/JSAC.2009.090816
10.1109/TCSII.2007.894409
10.1109/TCSII.2015.2505262
10.1109/SIPS.2004.1363033
10.1109/TCSII.2010.2082970
10.1109/TCOMM.2005.852852
10.1109/TVLSI.2012.2220388
10.1109/TIT.2004.838370
10.7551/mitpress/4347.001.0001
10.1109/TCOMM.2004.836563
10.1109/ISCAS.2006.1692544
10.1109/18.748992
10.1109/TVLSI.2017.2776561
10.1109/TCOMM.2020.2969902
10.1109/MSSC.2016.2573938
10.1109/COMST.2015.2510381
10.1109/ISCAS.2007.378835
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2020
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2020
DBID 97E
RIA
RIE
AAYXX
CITATION
7SP
8FD
L7M
DOI 10.1109/TCSII.2020.3001601
DatabaseName IEEE All-Society Periodicals Package (ASPP) 2005–Present
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE/IET Electronic Library (IEL) (UW System Shared)
CrossRef
Electronics & Communications Abstracts
Technology Research Database
Advanced Technologies Database with Aerospace
DatabaseTitle CrossRef
Technology Research Database
Advanced Technologies Database with Aerospace
Electronics & Communications Abstracts
DatabaseTitleList Technology Research Database
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE/IET Electronic Library (IEL) (UW System Shared)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Architecture
EISSN 1558-3791
EndPage 1603
ExternalDocumentID 10_1109_TCSII_2020_3001601
9115068
Genre orig-research
GrantInformation_xml – fundername: National Science Foundation
  grantid: ECCS-1710920; OIA-1757207; ECCS-2015573; ECCS-1652944
  funderid: 10.13039/100000001
GroupedDBID 0R~
29I
4.4
5VS
6IK
6J9
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACIWK
AETIX
AGQYO
AGSQL
AHBIQ
AIBXA
AKJIK
AKQYR
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
EBS
EJD
IFIPE
IPLJI
JAVBF
M43
OCL
PZZ
RIA
RIE
RNS
RXW
TAE
TAF
VJK
AAYXX
CITATION
7SP
8FD
L7M
ID FETCH-LOGICAL-c295t-e8953cb434a84d22c4a671cc7cdc07d5af11dd4d7533faeb13414a408510a1ca3
IEDL.DBID RIE
ISICitedReferencesCount 13
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000567210300023&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1549-7747
IngestDate Mon Jun 30 04:57:12 EDT 2025
Tue Nov 18 20:59:39 EST 2025
Sat Nov 29 02:23:11 EST 2025
Wed Aug 27 02:50:21 EDT 2025
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed true
IsScholarly true
Issue 9
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
https://doi.org/10.15223/policy-029
https://doi.org/10.15223/policy-037
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c295t-e8953cb434a84d22c4a671cc7cdc07d5af11dd4d7533faeb13414a408510a1ca3
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ORCID 0000-0003-0811-8022
0000-0003-1925-0782
0000-0002-3544-9225
PQID 2438766187
PQPubID 85412
PageCount 5
ParticipantIDs proquest_journals_2438766187
crossref_citationtrail_10_1109_TCSII_2020_3001601
ieee_primary_9115068
crossref_primary_10_1109_TCSII_2020_3001601
PublicationCentury 2000
PublicationDate 2020-09-01
PublicationDateYYYYMMDD 2020-09-01
PublicationDate_xml – month: 09
  year: 2020
  text: 2020-09-01
  day: 01
PublicationDecade 2020
PublicationPlace New York
PublicationPlace_xml – name: New York
PublicationTitle IEEE transactions on circuits and systems. II, Express briefs
PublicationTitleAbbrev TCSII
PublicationYear 2020
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
ref12
ref15
ref14
ref11
chen (ref10) 2005
gallager (ref1) 1963
ref17
ref16
ref19
ref18
ref8
ref7
ref9
ref4
lin (ref2) 2001
ref3
ref6
ref5
References_xml – ident: ref14
  doi: 10.1109/JSAC.2009.090816
– ident: ref4
  doi: 10.1109/TCSII.2007.894409
– ident: ref7
  doi: 10.1109/TCSII.2015.2505262
– ident: ref13
  doi: 10.1109/SIPS.2004.1363033
– ident: ref8
  doi: 10.1109/TCSII.2010.2082970
– ident: ref11
  doi: 10.1109/TCOMM.2005.852852
– start-page: 449
  year: 2005
  ident: ref10
  article-title: Improved min-sum decoding algorithms for irregular LDPC codes
  publication-title: Proc IEEE Int Symp Inf Theory
– ident: ref15
  doi: 10.1109/TVLSI.2012.2220388
– ident: ref18
  doi: 10.1109/TIT.2004.838370
– year: 2001
  ident: ref2
  publication-title: Error Control Coding second Edition
– year: 1963
  ident: ref1
  publication-title: Low Density Parity Check Codes
  doi: 10.7551/mitpress/4347.001.0001
– ident: ref12
  doi: 10.1109/TCOMM.2004.836563
– ident: ref19
  doi: 10.1109/ISCAS.2006.1692544
– ident: ref3
  doi: 10.1109/18.748992
– ident: ref6
  doi: 10.1109/TVLSI.2017.2776561
– ident: ref17
  doi: 10.1109/TCOMM.2020.2969902
– ident: ref9
  doi: 10.1109/MSSC.2016.2573938
– ident: ref5
  doi: 10.1109/COMST.2015.2510381
– ident: ref16
  doi: 10.1109/ISCAS.2007.378835
SSID ssj0029032
Score 2.3696415
Snippet In this brief, we present a hardware efficient implementation of a threshold modified min-sum algorithm (MSA) to improve the performance of a low density...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Enrichment Source
Index Database
Publisher
StartPage 1599
SubjectTerms Algorithms
Architecture
Attenuation
Bit error rate
Circuits
Decoders
Decoding
Field programmable gate arrays
FPGA
Hardware
LDPC codes
LDPC decoder
Lookup tables
min-sum algorithm
Optimization
Optimization techniques
Parity check codes
Performance enhancement
Signal to noise ratio
Table lookup
Title Efficient Implementation of a Threshold Modified Min-Sum Algorithm for LDPC Decoders
URI https://ieeexplore.ieee.org/document/9115068
https://www.proquest.com/docview/2438766187
Volume 67
WOSCitedRecordID wos000567210300023&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE/IET Electronic Library (IEL) (UW System Shared)
  customDbUrl:
  eissn: 1558-3791
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0029032
  issn: 1549-7747
  databaseCode: RIE
  dateStart: 20040101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS8QwEB5W8aAH3-LqKjl402qTpk1ylFVRUBFcxVvJTlJd2G1lH_5-k2x3URRBeukhE8p87TyamW8AjhKe6rSQJpLSsogrxEh2lYm6KcsK2zXIQjHm8624v5cvL-qhASfzXhhrbSg-s6f-Npzlmwon_lfZmfLhSyYXYEGIbNqrNU-uVByGkXnGMRcxcjFrkInVWaf9eHPjUkHmMtQwV5l-c0JhqsoPUxz8y9Xa_55sHVbrOJKcT4HfgIYtN2HlC7vgFnQuAz2EEySBA3hQtxmVpCqIJh2H4sgfPpG7yvQKF4qSu14ZPU4G5Lz_Wg1747cBcSEtub14aJML65vfh6NteLq67LSvo3qIQoRMpePISpUm2OUJ15IbxpDrTFBEgQZjYVJdUGoMNy5tSQrtLLdza1x73jMaa4o62YHFsirtLpAiRZqhpLH1rILaXciEFlrLzG0kbBPoTKs51gzjftBFPw-ZRqzygETukchrJJpwPJd5n_Jr_Ll6y-t-vrJWexNaM_Dy-hMc5YwnztJnVIq936X2YdnvPS0Ya8HieDixB7CEH-PeaHgY3q5PSR_Lgg
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LT9wwEB4BRQIObXmJpbT1gVsbiB0nto9oAbHq7gqJtOIWeccOrMQmaB_8fmxvdgUCIVW55OBJovmSecQz3wAcJzzVaSlNJKVlEVeIkRwoEw1SlpV2YJCFYsx_XdHvy9tbdb0Cv5e9MNbaUHxmT_xp2Ms3Nc78r7JT5cOXTK7Cp5RzFs-7tZbplYrDODLPOeZiRi4WLTKxOs3bN52OSwaZy1HDZGX6yg2FuSpvjHHwMJdf_u_ZvsLnJpIkZ3Pot2HFVjuw9YJfcBfyi0AQ4QRJYAEeNY1GFalLoknucJz47SfSq82wdMEo6Q2r6GY2ImcPd_V4OL0fERfUku75dZucW9_-Pp7swd_Li7x9FTVjFCJkKp1GVqo0wQFPuJbcMIZcZ4IiCjQYC5PqklJjuHGJS1JqZ7udY-PaM5_RWFPUyT6sVXVlD4CUKdIMJY2t5xXU7kAmtNBaZu5CwraALrRaYMMx7kddPBQh14hVEZAoPBJFg0QLfi1lHucMGx-u3vW6X65s1N6CowV4RfMRTgrGE2frMyrF4ftSP2HjKu91i26n_-cbbPr7zMvHjmBtOp7Z77COT9PhZPwjvGnPCxjOyQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Efficient+Implementation+of+a+Threshold+Modified+Min-Sum+Algorithm+for+LDPC+Decoders&rft.jtitle=IEEE+transactions+on+circuits+and+systems.+II%2C+Express+briefs&rft.au=Liu%2C+Yanfang&rft.au=Tang%2C+Wei&rft.au=Mitchell%2C+David+G+M&rft.date=2020-09-01&rft.pub=The+Institute+of+Electrical+and+Electronics+Engineers%2C+Inc.+%28IEEE%29&rft.issn=1549-7747&rft.eissn=1558-3791&rft.volume=67&rft.issue=9&rft.spage=1599&rft_id=info:doi/10.1109%2FTCSII.2020.3001601&rft.externalDBID=NO_FULL_TEXT
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1549-7747&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1549-7747&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1549-7747&client=summon