High-Throughput and Energy-Efficient VLSI Architecture for Ordered Reliability Bits GRAND

Ultrareliable low-latency communication (URLLC), a major 5G new-radio (NR) use case, is the key enabler for applications with strict reliability and latency requirements. These applications necessitate the use of short-length and high-rate channel codes. Guessing random additive noise decoding (GRAN...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on very large scale integration (VLSI) systems Vol. 30; no. 6; pp. 681 - 693
Main Authors: Abbas, Syed Mohsin, Tonnellier, Thibaud, Ercan, Furkan, Jalaleddine, Marwan, Gross, Warren J.
Format: Journal Article
Language:English
Published: New York IEEE 01.06.2022
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:
Area efficiency
Codes
Decoding
Energy efficiency
error-correcting code (ECC)
guessing random additive noise decoding (GRAND)
Hardware
Integrated circuits
Maximum likelihood decoding
maximum likelihood decoding (MLD)
Network latency
ordered reliability bits GRAND (ORBGRAND)
Polar codes
Reliability
Throughput
Very large scale integration
VLSI architecture
ISSN:1063-8210, 1557-9999
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Ultrareliable low-latency communication (URLLC), a major 5G new-radio (NR) use case, is the key enabler for applications with strict reliability and latency requirements. These applications necessitate the use of short-length and high-rate channel codes. Guessing random additive noise decoding (GRAND) is a recently proposed maximum likelihood (ML) decoding technique for these short-length and high-rate codes. Rather than decoding the received vector, GRAND tries to infer the noise that corrupted the transmitted codeword during transmission through the communication channel. As a result, GRAND can decode any code, structured or unstructured. GRAND has hard-input as well as soft-input variants. Among these variants, ordered reliability bits GRAND (ORBGRAND) is a soft-input variant that outperforms hard-input GRAND and is suitable for parallel hardware implementation. This work reports the first hardware architecture for ORBGRAND, which achieves an average throughput of up to 42.5 Gb/s for a code length of 128 at a target frame error rate (FER) of 10 −7 . Furthermore, the proposed hardware can be used to decode any code as long as the length and rate constraints are met. In comparison to the GRAND with ABandonment (GRANDAB), a hard-input variant of GRAND, the proposed architecture enhances decoding performance by at least 2 dB. When compared to the state-of-the-art fast dynamic successive cancellation flip decoder (Fast-DSCF) using a 5G polar code (PC) (128, 105), the proposed ORBGRAND VLSI implementation has <inline-formula> <tex-math notation="LaTeX">49\times </tex-math></inline-formula> higher average throughput, <inline-formula> <tex-math notation="LaTeX">32\times </tex-math></inline-formula> times more energy efficiency, and <inline-formula> <tex-math notation="LaTeX">5\times </tex-math></inline-formula> more area efficiency while maintaining similar decoding performance.
Bibliography:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:1063-8210
1557-9999
DOI:10.1109/TVLSI.2022.3153605