Residual Syntax Elements Analysis and Design Targeting High-Throughput HEVC CABAC

Video processing is a topic of major interest due to the demand for real-time delivery of increasing resolution videos. Moreover, Internet traffic related to high-quality video processing tends to be the dominant type of information transmitted. The high-efficiency video coding (HEVC) standard is a...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. I, Regular papers Vol. 67; no. 2; pp. 475 - 488
Main Authors: Ramos, Fabio Luis Livi, Saggiorato, Alessandro Via Piana, Zatt, Bruno, Porto, Marcelo, Bampi, Sergio
Format: Journal Article
Language:English
Published: New York IEEE 01.02.2020
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:
ISSN:1549-8328, 1558-0806
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract Video processing is a topic of major interest due to the demand for real-time delivery of increasing resolution videos. Moreover, Internet traffic related to high-quality video processing tends to be the dominant type of information transmitted. The high-efficiency video coding (HEVC) standard is a suitable and efficient choice to overcome the challenges regarding the matter presented. In HEVC, the final encoding step is the entropy encoding, in which the context-adaptive binary arithmetic coding (CABAC) algorithm is the sole option used. Many recent research efforts have been successful in enhancing CABAC throughput for a hardware approach, which is a remarkable difficulty due to the intrinsic dependencies generated by the algorithm. The throughput improvement happens due to the capability of these entropy-encoding designs to consume multiple input data coming from the previous encoding steps. Nevertheless, the same care in terms of data generation shall occur for the stage right before the CABAC block. Otherwise, a transfer of the potential processing bottleneck would move to the input data fabrication. Therefore, this paper proposes a novel scheme, named multi residual syntax element treatment (MRSET), to be compliant with these recent high-throughput CABAC designs, being able to supply the entropy coding with enough input data and thus it would not starve. A complete analysis involving HEVC reference software and recommend video sequences occurred to drive MRSET inception. Different multi-core MRSET hardware architectures results are provided, and the best suitable option is defined based on the characteristics of the state-of-the-art CABAC architectures.
AbstractList Video processing is a topic of major interest due to the demand for real-time delivery of increasing resolution videos. Moreover, Internet traffic related to high-quality video processing tends to be the dominant type of information transmitted. The high-efficiency video coding (HEVC) standard is a suitable and efficient choice to overcome the challenges regarding the matter presented. In HEVC, the final encoding step is the entropy encoding, in which the context-adaptive binary arithmetic coding (CABAC) algorithm is the sole option used. Many recent research efforts have been successful in enhancing CABAC throughput for a hardware approach, which is a remarkable difficulty due to the intrinsic dependencies generated by the algorithm. The throughput improvement happens due to the capability of these entropy-encoding designs to consume multiple input data coming from the previous encoding steps. Nevertheless, the same care in terms of data generation shall occur for the stage right before the CABAC block. Otherwise, a transfer of the potential processing bottleneck would move to the input data fabrication. Therefore, this paper proposes a novel scheme, named multi residual syntax element treatment (MRSET), to be compliant with these recent high-throughput CABAC designs, being able to supply the entropy coding with enough input data and thus it would not starve. A complete analysis involving HEVC reference software and recommend video sequences occurred to drive MRSET inception. Different multi-core MRSET hardware architectures results are provided, and the best suitable option is defined based on the characteristics of the state-of-the-art CABAC architectures.
Author Ramos, Fabio Luis Livi
Saggiorato, Alessandro Via Piana
Zatt, Bruno
Bampi, Sergio
Porto, Marcelo
Author_xml – sequence: 1
  givenname: Fabio Luis Livi
  orcidid: 0000-0003-1107-8762
  surname: Ramos
  fullname: Ramos, Fabio Luis Livi
  email: fllramos@inf.ufrgs.br
  organization: Programa de Pós-Graduação em Computação (PPGC), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil
– sequence: 2
  givenname: Alessandro Via Piana
  surname: Saggiorato
  fullname: Saggiorato, Alessandro Via Piana
  email: alesaggiorato@gmail.com
  organization: Universidade Federal do Pampa (Unipampa), Bagé, Brazil
– sequence: 3
  givenname: Bruno
  orcidid: 0000-0002-8045-957X
  surname: Zatt
  fullname: Zatt, Bruno
  email: zatt@inf.ufpel.edu.br
  organization: Universidade Federal de Pelotas (UFPel), Pelotas, Brazil
– sequence: 4
  givenname: Marcelo
  orcidid: 0000-0003-3827-3023
  surname: Porto
  fullname: Porto, Marcelo
  email: porto@inf.ufpel.edu.br
  organization: Universidade Federal de Pelotas (UFPel), Pelotas, Brazil
– sequence: 5
  givenname: Sergio
  orcidid: 0000-0002-9018-6309
  surname: Bampi
  fullname: Bampi, Sergio
  email: bampi@inf.ufrgs.br
  organization: Programa de Pós-Graduação em Computação (PPGC), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil
BookMark eNp9kMFLwzAUxoMouE3_APES8NyZ17Rrcqx1usFAdNVriW3aZXTpTFJw_70pGx48eHnvwft-j-99Y3SuOy0RugEyBSD8Ps_Wy2lIgE9DTkPG4QyNII5ZQBiZnQ9zxAPmN5dobO2WkJATCiP0-iatqnrR4vVBO_GN563cSe0sTrVoD1ZZLHSFH72q0TgXppFO6QYvVLMJ8o3p-maz7x1ezD8ynKUPaXaFLmrRWnl96hP0_jTPs0WwenleZukqKL1DFySsBuaLZLIOBS8rHpUQiYSUMKuZYMksDuP4sxKcUk4TyWIACoJGNWNQ1ZxO0N3x7t50X720rth2vfGmbRHSiAMkvnpVclSVprPWyLoolRNOddoZodoCSDHkVwz5FUN-xSk_T8Ifcm_UTpjDv8ztkVFSyl89Y8R_wOgPTeJ7uA
CODEN ITCSCH
CitedBy_id crossref_primary_10_1016_j_mejo_2022_105425
crossref_primary_10_1007_s11554_024_01535_4
crossref_primary_10_1109_ACCESS_2022_3174553
crossref_primary_10_1007_s11554_025_01733_8
crossref_primary_10_1109_TCSVT_2021_3093579
crossref_primary_10_1007_s11042_022_12676_8
crossref_primary_10_3390_s23094293
crossref_primary_10_1109_ACCESS_2020_2973549
crossref_primary_10_1109_TCSI_2025_3543575
crossref_primary_10_3390_electronics9040684
Cites_doi 10.1109/ICECS.2018.8617844
10.1109/ICSES.2014.6948726
10.1109/ISCAS.2018.8350885
10.1109/TCSVT.2014.2337572
10.1109/NGCAS.2017.42
10.1145/3109984.3109987
10.1109/ICIP.2013.6738323
10.1109/TCSVT.2014.2363748
10.1109/81.841927
10.1145/3109984.3110017
10.1145/224081.224095
10.1109/TCSVT.2003.815173
10.1007/978-3-319-06895-4
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2020
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2020
DBID 97E
RIA
RIE
AAYXX
CITATION
7SP
8FD
L7M
DOI 10.1109/TCSI.2019.2932891
DatabaseName IEEE All-Society Periodicals Package (ASPP) 2005–Present
IEEE All-Society Periodicals Package (ASPP) 1998-Present
IEEE Electronic Library (IEL)
CrossRef
Electronics & Communications Abstracts
Technology Research Database
Advanced Technologies Database with Aerospace
DatabaseTitle CrossRef
Technology Research Database
Advanced Technologies Database with Aerospace
Electronics & Communications Abstracts
DatabaseTitleList Technology Research Database

Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1558-0806
EndPage 488
ExternalDocumentID 10_1109_TCSI_2019_2932891
8809378
Genre orig-research
GrantInformation_xml – fundername: Fundação de Amparo à Pesquisa do Estado do Rio Grande do Sul
  funderid: 10.13039/501100004263
– fundername: Coordenação de Aperfeiçoamento de Pessoal de Nível Superior
  funderid: 10.13039/501100002322
GroupedDBID 0R~
29I
4.4
5VS
6IK
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACIWK
AETIX
AGQYO
AGSQL
AHBIQ
AIBXA
AKJIK
AKQYR
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
EBS
EJD
HZ~
H~9
IFIPE
IPLJI
JAVBF
M43
O9-
OCL
PZZ
RIA
RIE
RNS
VJK
AAYXX
CITATION
7SP
8FD
L7M
ID FETCH-LOGICAL-c293t-78f1878fe8ef2a9cd94c14a70c16f8a8765255bda933937e851131a34f881df93
IEDL.DBID RIE
ISICitedReferencesCount 16
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000510755400012&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1549-8328
IngestDate Sun Nov 30 05:13:29 EST 2025
Sat Nov 29 06:23:51 EST 2025
Tue Nov 18 22:28:57 EST 2025
Wed Aug 27 06:02:06 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 2
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
https://doi.org/10.15223/policy-029
https://doi.org/10.15223/policy-037
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c293t-78f1878fe8ef2a9cd94c14a70c16f8a8765255bda933937e851131a34f881df93
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ORCID 0000-0002-8045-957X
0000-0002-9018-6309
0000-0003-1107-8762
0000-0003-3827-3023
PQID 2349117349
PQPubID 85411
PageCount 14
ParticipantIDs crossref_citationtrail_10_1109_TCSI_2019_2932891
crossref_primary_10_1109_TCSI_2019_2932891
ieee_primary_8809378
proquest_journals_2349117349
PublicationCentury 2000
PublicationDate 2020-02-01
PublicationDateYYYYMMDD 2020-02-01
PublicationDate_xml – month: 02
  year: 2020
  text: 2020-02-01
  day: 01
PublicationDecade 2020
PublicationPlace New York
PublicationPlace_xml – name: New York
PublicationTitle IEEE transactions on circuits and systems. I, Regular papers
PublicationTitleAbbrev TCSI
PublicationYear 2020
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References bossen (ref13) 2013
ref12
ref15
ref10
(ref3) 2013
fei (ref5) 2011
ref17
ref16
ref19
ref18
ref8
summers (ref1) 2016
ref7
(ref2) 2017
ref9
ref4
(ref11) 2017
sze (ref14) 2014
ref6
References_xml – ident: ref10
  doi: 10.1109/ICECS.2018.8617844
– ident: ref12
  doi: 10.1109/ICSES.2014.6948726
– ident: ref8
  doi: 10.1109/ISCAS.2018.8350885
– ident: ref7
  doi: 10.1109/TCSVT.2014.2337572
– ident: ref17
  doi: 10.1109/NGCAS.2017.42
– ident: ref18
  doi: 10.1145/3109984.3109987
– ident: ref6
  doi: 10.1109/ICIP.2013.6738323
– ident: ref9
  doi: 10.1109/TCSVT.2014.2363748
– year: 2013
  ident: ref13
  publication-title: Common Test Conditions and Software Reference Configurations
– year: 2013
  ident: ref3
  publication-title: High Efficiency Video Coding
– ident: ref15
  doi: 10.1109/81.841927
– ident: ref19
  doi: 10.1145/3109984.3110017
– year: 2017
  ident: ref11
  publication-title: HEVC Test Model HM 16
– ident: ref16
  doi: 10.1145/224081.224095
– ident: ref4
  doi: 10.1109/TCSVT.2003.815173
– year: 2017
  ident: ref2
  publication-title: Cisco Visual Networking Index Forecast and Methodology 2017-2022
– start-page: 1524
  year: 2011
  ident: ref5
  article-title: A 1 Gbin/s CABAC encoder for H.264/AVC
  publication-title: Proc 19th Eur Signal Process Conf (EUSIPCO)
– start-page: 1
  year: 2016
  ident: ref1
  article-title: Characterizing the workload of a Netflix streaming video server
  publication-title: Proc IEEE Int Symp Workload Characterization (IISWC)
– year: 2014
  ident: ref14
  publication-title: High Efficiency Video Coding (HEVC) Algorithms and Architectures
  doi: 10.1007/978-3-319-06895-4
SSID ssj0029031
Score 2.3678133
Snippet Video processing is a topic of major interest due to the demand for real-time delivery of increasing resolution videos. Moreover, Internet traffic related to...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Enrichment Source
Index Database
Publisher
StartPage 475
SubjectTerms Adaptive algorithms
Arithmetic coding
Binary codes
CABAC
Encoding
Entropy
entropy encoding
Hardware
hardware design
HEVC
high-throughput processing
Image processing
real-time video processing
residual syntax elements
Streaming media
Syntactics
Syntax
Throughput
Transforms
Video compression
Video transmission
Title Residual Syntax Elements Analysis and Design Targeting High-Throughput HEVC CABAC
URI https://ieeexplore.ieee.org/document/8809378
https://www.proquest.com/docview/2349117349
Volume 67
WOSCitedRecordID wos000510755400012&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  customDbUrl:
  eissn: 1558-0806
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0029031
  issn: 1549-8328
  databaseCode: RIE
  dateStart: 20040101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3dS8MwED90-KAPfk1xOiUPPonRdolt8jjrxnwRdVN8K2lyBUG64TrR_94k7YaiCL6EPuSgvbvcR_O7O4BjpRnPWaCpuZAR5XGGVLGMUYxMaB0aNyLK_LCJ-OZGPD3J2yU4XdTCIKIHn-GZe_R3-WasZ-5X2bnVNetNxTIsx3FU1WotkisZsKo3KpfUaqmobzDDQJ6PkuG1A3HJM-vbbIIRfvNBfqjKD0vs3Ut_438vtgnrdRhJupXct2AJi21Y-9JcsAl39zj1lVZk-FGU6p30KqT4lMwbkRBVGHLlIRxk5BHhlpA45AcdVeN7JrOSDHqPCUm6l91kBx76vVEyoPUABartl5Y0Fnko7IIC846S2kiuQ67iQIdRLpQ1hBc2o8iMksz1xUMXfbFQWekJG8bmku1CoxgXuAeER0qp3CgmecZVYCSyCAXPc7Qxg0bdgmDO0lTX3cXdkIuX1GcZgUydFFInhbSWQgtOFiSTqrXGX5ubju2LjTXHW9Ceyy2tD9807TBuTXhs1_3fqQ5gtePSZg--bkOjfJ3hIazot_J5-nrk9eoTx0jJug
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3db9MwED91BWnwMGAdolDADzxNeEtqN7Efu9CqFaWCNZv6Fjn2RUJCadWmiP33s520AjEh8WLlwScld-f7iH93B_BBacYLFmhqBjKiPM6RKpYzipEJrUPjRkS5HzYRz-diuZRfW_DxUAuDiB58hhfu0d_lm5XeuV9ll1bXrDcVR_BowHk_qKu1DumVDFjdHZVLavVUNHeYYSAv02QxdTAueWG9m00xwj-8kB-r8pct9g5m_Oz_Xu05nDSBJBnWkn8BLSxP4elv7QU78O0at77Wiizuykr9IqMaK74l-1YkRJWGfPIgDpJ6TLglJA77QdN6gM96V5HJ6DYhyfBqmJzBzXiUJhPajFCg2n5pRWNRhMIuKLDoK6mN5DrkKg50GBVCWVM4sDlFbpRkrjMeuviLhcrKT9hAtpDsJbTLVYmvgPBIKVUYxSTPuQqMRBah4EWBNmrQqLsQ7Fma6aa_uBtz8SPzeUYgMyeFzEkha6TQhfMDybpurvGvzR3H9sPGhuNd6O3lljXHb5v1GbdGPLbr64ep3sPxJP0yy2bT-ec38KTvkmgPxe5Bu9rs8C081j-r79vNO69j93GNzQE
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Residual+Syntax+Elements+Analysis+and+Design+Targeting+High-Throughput+HEVC+CABAC&rft.jtitle=IEEE+transactions+on+circuits+and+systems.+I%2C+Regular+papers&rft.au=Ramos%2C+Fabio+Luis+Livi&rft.au=Saggiorato%2C+Alessandro+Via+Piana&rft.au=Zatt%2C+Bruno&rft.au=Porto%2C+Marcelo&rft.date=2020-02-01&rft.pub=IEEE&rft.issn=1549-8328&rft.volume=67&rft.issue=2&rft.spage=475&rft.epage=488&rft_id=info:doi/10.1109%2FTCSI.2019.2932891&rft.externalDocID=8809378
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1549-8328&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1549-8328&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1549-8328&client=summon