CIM-Spin: A Scalable CMOS Annealing Processor With Digital In-Memory Spin Operators and Register Spins for Combinatorial Optimization Problems

Recently, annealing processors based on the Ising model have received rising attention as efficient alternative hardware for solving combinatorial optimization problems. After mapping a problem to the hardware Ising model, we can observe the natural convergence behavior of the Ising model and find p...

Celý popis

Podrobná bibliografie

Vydáno v:	IEEE journal of solid-state circuits Ročník 57; číslo 7; s. 2263 - 2273
Hlavní autoři:	Su, Yuqi, Kim, Hyunjoon, Kim, Bongjin
Médium:	Journal Article
Jazyk:	angličtina
Vydáno:	New York IEEE 01.07.2022 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Témata:	Annealing Annealing processor Combinatorial analysis combinatorial optimization problem (COP) Computational modeling Hardware in-memory computing Integrated circuit modeling Ising model max-cut problem Microprocessors Optimization Random access memory Semiconductor device modeling
ISSN:	0018-9200, 1558-173X
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!