i-SRAM: Interleaved Wordlines for Vector Boolean Operations Using SRAMs

The generic approach toward SRAM based in-memory computations has been to activate multiple memory rows simultaneously and read out a logic function of the constituent rows. In general, these schemes introduce errors in computations due to their analog nature, limiting their usage to error-resilient...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on circuits and systems. I, Regular papers Vol. 67; no. 12; pp. 4651 - 4659
Main Authors:	Jaiswal, Akhilesh, Agrawal, Amogh, Ali, Mustafa F., Sharmin, Saima, Roy, Kaushik
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.12.2020 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	Arrays binary neural network Boolean Boolean algebra Encryption In-memory computing interleaved word-lines Layout Logic gates Machine learning Neural networks Proposals Random access memory SRAMs Stability Static random access memory Throughput von Neumann bottleneck
ISSN:	1549-8328, 1558-0806
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!