A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits

We propose a logic synthesis methodology with a novel low-power circuit structure for ternary logic. The proposed methodology synthesizes a ternary function as a ternary logic gate using carbon nanotube field-effect transistors (CNTFETs). The circuit structure uses the body effect to mitigate the ex...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on circuits and systems. I, Regular papers Jg. 67; H. 9; S. 3138 - 3151
Hauptverfasser:	Kim, Sunmean, Lee, Sung-Yun, Park, Sunghye, Kim, Kyung Rok, Kang, Seokhyeong
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	New York IEEE 01.09.2020 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:	body effect Carbon nanotubes Circuit design Circuits CNTFETs Complexity theory Energy efficiency Field effect transistors Gates (circuits) Integrated circuit interconnections Logic circuits Logic gates Logic synthesis logic synthesis methodology Methodology Multi-valued logic Multivalued logic Power consumption Semiconductor devices ternary logic circuits
ISSN:	1549-8328, 1558-0806
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!