Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications

A physically unclonable and reconfigurable computing system is introduced which provides both logic locking and authentication of devices. A chaotic oscillator is required to generate the chaotic signals and can produce different Boolean functions using different tuning parameters, including a contr...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	IEEE transactions on computer-aided design of integrated circuits and systems Ročník 40; číslo 3; s. 405 - 418
Hlavní autoři:	Shanta, Aysha S., Majumder, Md. Badruddoja, Hasan, Md. Sakib, Rose, Garrett S.
Médium:	Journal Article
Jazyk:	angličtina
Vydáno:	New York IEEE 01.03.2021 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Témata:	Aliasing Authentication Boolean Boolean algebra Boolean functions chaos chaotic map Circuits Computation computing system Gates Hardware hardware security Hybrid systems Integrated circuits Iterative methods Locking Logic circuits Logic gates logic locking Machine learning machine learning (ML) Parameters Physical unclonable function physical unclonable function (PUF) physically unclonable reconfigurable Reconfiguration SAT attack Table lookup Threshold voltage Tuning
ISSN:	0278-0070, 1937-4151
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Abstract	A physically unclonable and reconfigurable computing system is introduced which provides both logic locking and authentication of devices. A chaotic oscillator is required to generate the chaotic signals and can produce different Boolean functions using different tuning parameters, including a control bit, iteration number, threshold voltage, and bifurcation parameter. The aim of this article is to build a hybrid computing system with the mixed implementation of standard logic gates and reconfigurable chaos-based logic gates. The tuning parameters of the oscillator make up the secret key for logic locking. Process variation due to fabrication can be leveraged to generate unique keys for each chip. The whole computing system exhibits physical unclonable function (PUF) characteristics and can be used to generate challenge-response pairs (CRPs) for authenticating devices. We have used ISCAS'85 combinational benchmark circuits to demonstrate the results. The Hamming distance between correct and wrong outputs is calculated to ensure that 50% of the output bits are flipped when the wrong key is applied. A Boolean SAT attack has been carried out on the system and it displays exponential complexity with an increase in the total number of chaos gates and key size of each chaos gate. The hybrid system demonstrates near-ideal PUF metrics, including uniqueness, uniformity, and bit aliasing. Common machine learning attacks have been executed on the CRPs generated from the whole system and results show that the proposed chaos-based PUF is robust against modeling attacks. The hybrid system has significantly less overhead compared to traditional systems containing both logic locking and PUF circuitry.
AbstractList	A physically unclonable and reconfigurable computing system is introduced which provides both logic locking and authentication of devices. A chaotic oscillator is required to generate the chaotic signals and can produce different Boolean functions using different tuning parameters, including a control bit, iteration number, threshold voltage, and bifurcation parameter. The aim of this article is to build a hybrid computing system with the mixed implementation of standard logic gates and reconfigurable chaos-based logic gates. The tuning parameters of the oscillator make up the secret key for logic locking. Process variation due to fabrication can be leveraged to generate unique keys for each chip. The whole computing system exhibits physical unclonable function (PUF) characteristics and can be used to generate challenge-response pairs (CRPs) for authenticating devices. We have used ISCAS'85 combinational benchmark circuits to demonstrate the results. The Hamming distance between correct and wrong outputs is calculated to ensure that 50% of the output bits are flipped when the wrong key is applied. A Boolean SAT attack has been carried out on the system and it displays exponential complexity with an increase in the total number of chaos gates and key size of each chaos gate. The hybrid system demonstrates near-ideal PUF metrics, including uniqueness, uniformity, and bit aliasing. Common machine learning attacks have been executed on the CRPs generated from the whole system and results show that the proposed chaos-based PUF is robust against modeling attacks. The hybrid system has significantly less overhead compared to traditional systems containing both logic locking and PUF circuitry.
Author	Shanta, Aysha S. Rose, Garrett S. Majumder, Md. Badruddoja Hasan, Md. Sakib
Author_xml	– sequence: 1 givenname: Aysha S. orcidid: 0000-0003-0811-0047 surname: Shanta fullname: Shanta, Aysha S. email: ashanta1@utk.edu organization: Department of Electrical Engineering and Computer Science, University of Tennessee, Knoxville, TN, USA – sequence: 2 givenname: Md. Badruddoja orcidid: 0000-0003-4295-9853 surname: Majumder fullname: Majumder, Md. Badruddoja email: mmajumde@utk.edu organization: Department of Electrical Engineering and Computer Science, University of Tennessee, Knoxville, TN, USA – sequence: 3 givenname: Md. Sakib surname: Hasan fullname: Hasan, Md. Sakib email: mhasan5@olemiss.edu organization: Department of Electrical Engineering, University of Mississippi, Oxford, MS, USA – sequence: 4 givenname: Garrett S. orcidid: 0000-0003-3070-4087 surname: Rose fullname: Rose, Garrett S. email: garose@utk.edu organization: Department of Electrical Engineering and Computer Science, University of Tennessee, Knoxville, TN, USA
BookMark	eNp9kEtLAzEQx4NUsK1-APES8KKHrUn2mWNZHxUKlj7OIZtNaso2WZNdZL-92wcePDgMDDP8fzPDfwQGxhoJwC1GE4wRfVrn0-cJQQRNCO0DpRdgiGmYBhGO8QAMEUmzAKEUXYGR9zuEcBQTOgTl4rPzWvCq6uDGiMoaXlQSclPCpRTWKL1t3XGU233dNtps4arzjdzDh8Vmma8eobIOzrgrv7mTcCVF63TTwWldV_3eRlvjr8Gl4pWXN-c6BpvXl3U-C-Yfb-_5dB4IQsMmCAlNJKV94kJkMlJRoSJOSioyHoYkFkKWpRRpVHASK5GgIlFh0XdCZKggZTgG96e9tbNfrfQN29nWmf4kIxElWZxkKepV6UklnPXeScWEbo6PNo7rimHEDpayg6XsYCk7W9qT-A9ZO73nrvuXuTsxWkr5q6cYZSRJwh8uHIWN
CODEN	ITCSDI
CitedBy_id	crossref_primary_10_1109_ACCESS_2023_3290133 crossref_primary_10_1140_epjs_s11734_021_00014_2 crossref_primary_10_3390_jlpea13010018 crossref_primary_10_3390_s20205729 crossref_primary_10_1109_ACCESS_2022_3162806 crossref_primary_10_3390_electronics14163291 crossref_primary_10_1016_j_vlsi_2022_12_009 crossref_primary_10_1109_TCSII_2022_3217416 crossref_primary_10_1109_ACCESS_2024_3418572 crossref_primary_10_1007_s11227_024_06371_8 crossref_primary_10_1109_ACCESS_2022_3151430 crossref_primary_10_1088_1402_4896_ad92ad crossref_primary_10_3233_ICA_230713 crossref_primary_10_1007_s11227_023_05450_6 crossref_primary_10_1109_ACCESS_2022_3225661 crossref_primary_10_1021_acsaelm_5c00504
Cites_doi	10.1063/1.3489889 10.1109/ISVLSI.2014.72 10.1142/S0218127403008053 10.1145/2508859.2516717 10.1109/TCAD.2015.2511144 10.1109/TCSI.2002.804551 10.1145/1403375.1403631 10.1145/2902961.2903000 10.1007/978-3-642-27954-6_2 10.1145/3194554.3194596 10.1109/RFID.2008.4519377 10.1109/TIFS.2019.2904838 10.1109/HST.2017.7951805 10.1145/2508859.2516656 10.1007/s10470-006-1432-0 10.1007/s41635-019-00085-7 10.1145/1629911.1630089 10.1145/3060403.3060469 10.1098/rsta.2007.2116 10.1109/DATE.2012.6176634 10.1145/2228360.2228377 10.1109/HST.2015.7140252 10.1145/378239.378568 10.1007/s11071-016-2938-3 10.1007/978-3-642-12133-3_37 10.1007/978-3-642-21599-5_14 10.3389/fncom.2015.00049 10.7873/DATE.2013.096 10.1109/ECTC.2018.00082 10.7873/DATE.2013.261 10.1109/HST.2018.8383903 10.1109/MDT.2010.24 10.1109/TCSII.2016.2538358 10.23919/DATE.2018.8342239 10.1145/586110.586132 10.1109/TC.2013.193 10.1109/43.952740 10.1109/JSSC.2013.2282114 10.1109/ATS.2014.70 10.3390/app9050991 10.1103/PhysRevLett.81.2156 10.1109/TEST.2013.6651879 10.1109/HST.2016.7495588 10.1007/s00145-010-9088-4 10.1109/TNANO.2017.2677882 10.1049/el:20030881 10.1109/TCAD.2015.2404876 10.1109/TCAD.2018.2801220 10.1145/3299874.3318006 10.1016/j.comcom.2016.05.016 10.1109/CICC.1998.694985 10.1145/1973009.1973110
ContentType	Journal Article
Copyright	Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2021
Copyright_xml	– notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2021
DBID	97E RIA RIE AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D
DOI	10.1109/TCAD.2020.2999907
DatabaseName	IEEE All-Society Periodicals Package (ASPP) 2005-present IEEE All-Society Periodicals Package (ASPP) 1998-Present IEEE Electronic Library (IEL) CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional
DatabaseTitle	CrossRef Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Professional
DatabaseTitleList	Technology Research Database
Database_xml	– sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher
DeliveryMethod	fulltext_linktorsrc
Discipline	Engineering
EISSN	1937-4151
EndPage	418
ExternalDocumentID	10_1109_TCAD_2020_2999907 9108266
Genre	orig-research
GrantInformation_xml	– fundername: Air Force Office of Scientific Research grantid: FA9550-16-1-0301 funderid: 10.13039/100000181
GroupedDBID	--Z -~X 0R~ 29I 4.4 5GY 5VS 6IK 97E AAJGR AARMG AASAJ AAWTH ABAZT ABQJQ ABVLG ACGFS ACIWK ACNCT AENEX AETIX AGQYO AGSQL AHBIQ AI. AIBXA AKJIK AKQYR ALLEH ALMA_UNASSIGNED_HOLDINGS ASUFR ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 EBS EJD HZ~ H~9 IBMZZ ICLAB IFIPE IFJZH IPLJI JAVBF LAI M43 O9- OCL P2P PZZ RIA RIE RNS TN5 VH1 VJK AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D
ID	FETCH-LOGICAL-c293t-3296e99e991bc8e4f4bf4a2d9c8a3325cceddec74ba25fc60b6f3b4bacc80b2d3
IEDL.DBID	RIE
ISICitedReferencesCount	28
ISICitedReferencesURI	http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000621402700001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN	0278-0070
IngestDate	Mon Jun 30 10:23:48 EDT 2025 Tue Nov 18 22:31:17 EST 2025 Sat Nov 29 01:40:42 EST 2025 Wed Aug 27 02:44:17 EDT 2025
IsPeerReviewed	true
IsScholarly	true
Issue	3
Language	English
License	https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html https://doi.org/10.15223/policy-029 https://doi.org/10.15223/policy-037
LinkModel	DirectLink
MergedId	FETCHMERGED-LOGICAL-c293t-3296e99e991bc8e4f4bf4a2d9c8a3325cceddec74ba25fc60b6f3b4bacc80b2d3
Notes	ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14
ORCID	0000-0003-3070-4087 0000-0003-0811-0047 0000-0003-4295-9853
PQID	2492856870
PQPubID	85470
PageCount	14
ParticipantIDs	crossref_citationtrail_10_1109_TCAD_2020_2999907 ieee_primary_9108266 proquest_journals_2492856870 crossref_primary_10_1109_TCAD_2020_2999907
PublicationCentury	2000
PublicationDate	2021-03-01
PublicationDateYYYYMMDD	2021-03-01
PublicationDate_xml	– month: 03 year: 2021 text: 2021-03-01 day: 01
PublicationDecade	2020
PublicationPlace	New York
PublicationPlace_xml	– name: New York
PublicationTitle	IEEE transactions on computer-aided design of integrated circuits and systems
PublicationTitleAbbrev	TCAD
PublicationYear	2021
Publisher	IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml	– name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References	ref57 (ref59) 2015 ref56 ref12 ref15 ref58 ref14 ref55 ref11 ref54 ref10 ref17 ref16 ref18 (ref1) 2010 ref51 ref50 ref46 jarvis (ref6) 2007 ref48 ref47 ref42 (ref62) 2020 ref41 ref44 ref43 ref49 ref8 ref7 ref9 ref4 ref3 ref5 ref40 go?ofit (ref29) 2019; 9 ref35 rangarajan (ref53) 2018 ref34 ref37 ref36 sinanoglu (ref52) 2019 ref31 ref30 ref33 ref32 ref2 ref39 kamali (ref45) 2018 shanta (ref38) 2018 liu (ref19) 2014 ref24 ref23 ref26 ref25 ref20 ref22 ref21 suh (ref13) 2007 ref28 ref27 ref60 ref61
References_xml	– ident: ref42 doi: 10.1063/1.3489889 – ident: ref43 doi: 10.1109/ISVLSI.2014.72 – ident: ref40 doi: 10.1142/S0218127403008053 – ident: ref44 doi: 10.1145/2508859.2516717 – ident: ref47 doi: 10.1109/TCAD.2015.2511144 – ident: ref33 doi: 10.1109/TCSI.2002.804551 – start-page: 1016 year: 2018 ident: ref38 article-title: Design of a reconfigurable chaos gate with enhanced functionality space in 65 nm CMOS publication-title: Proc IEEE 61st Int Midwest Symp Circuits Syst (MWSCAS) – ident: ref15 doi: 10.1145/1403375.1403631 – ident: ref18 doi: 10.1145/2902961.2903000 – start-page: 1 year: 2014 ident: ref19 article-title: Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks publication-title: Proc Design Autom Test Eur Conf Exhibition (DATE) – year: 2018 ident: ref53 publication-title: Opening the doors to dynamic camouflaging Harnessing the power of polymorphic devices – ident: ref10 doi: 10.1007/978-3-642-27954-6_2 – ident: ref58 doi: 10.1145/3194554.3194596 – ident: ref21 doi: 10.1109/RFID.2008.4519377 – ident: ref57 doi: 10.1109/TIFS.2019.2904838 – ident: ref51 doi: 10.1109/HST.2017.7951805 – ident: ref4 doi: 10.1145/2508859.2516656 – year: 2007 ident: ref6 article-title: Split manufacturing method for advanced semiconductor circuits – ident: ref37 doi: 10.1007/s10470-006-1432-0 – year: 2019 ident: ref52 article-title: A disquisition on logic locking publication-title: IEEE Trans Comput -Aided Design Integr Circuits Syst – year: 2015 ident: ref59 publication-title: Decryption tool binaries and benchmark circuits – ident: ref36 doi: 10.1007/s41635-019-00085-7 – ident: ref28 doi: 10.1145/1629911.1630089 – ident: ref55 doi: 10.1145/3060403.3060469 – ident: ref34 doi: 10.1098/rsta.2007.2116 – ident: ref48 doi: 10.1109/DATE.2012.6176634 – ident: ref9 doi: 10.1145/2228360.2228377 – ident: ref50 doi: 10.1109/HST.2015.7140252 – ident: ref20 doi: 10.1145/378239.378568 – ident: ref30 doi: 10.1007/s11071-016-2938-3 – ident: ref12 doi: 10.1007/978-3-642-12133-3_37 – ident: ref25 doi: 10.1007/978-3-642-21599-5_14 – ident: ref35 doi: 10.3389/fncom.2015.00049 – ident: ref24 doi: 10.7873/DATE.2013.096 – ident: ref31 doi: 10.1109/ECTC.2018.00082 – ident: ref7 doi: 10.7873/DATE.2013.261 – ident: ref41 doi: 10.1109/HST.2018.8383903 – ident: ref17 doi: 10.1109/MDT.2010.24 – ident: ref32 doi: 10.1109/TCSII.2016.2538358 – ident: ref60 doi: 10.23919/DATE.2018.8342239 – start-page: 9 year: 2007 ident: ref13 article-title: Physical unclonable functions for device authentication and secret key generation publication-title: Proc 44th ACM/IEEE Design Autom Conf – start-page: 405 year: 2018 ident: ref45 article-title: LUT-lock: A novel LUT-based logic obfuscation for FPGA-bitstream and ASIC-hardware protection publication-title: Proc IEEE Comput Soc Annu Symp VLSI (ISVLSI) – ident: ref26 doi: 10.1145/586110.586132 – ident: ref46 doi: 10.1109/TC.2013.193 – ident: ref3 doi: 10.1109/43.952740 – ident: ref23 doi: 10.1109/JSSC.2013.2282114 – year: 2010 ident: ref1 article-title: Defense industrial base assessment: Counterfeit electronics – ident: ref22 doi: 10.1109/ATS.2014.70 – volume: 9 start-page: 991 year: 2019 ident: ref29 article-title: Chaos-based physical unclonable functions publication-title: Appl Sci doi: 10.3390/app9050991 – ident: ref39 doi: 10.1103/PhysRevLett.81.2156 – ident: ref5 doi: 10.1109/TEST.2013.6651879 – ident: ref54 doi: 10.1109/HST.2016.7495588 – ident: ref11 doi: 10.1007/s00145-010-9088-4 – ident: ref61 doi: 10.1109/TNANO.2017.2677882 – ident: ref14 doi: 10.1049/el:20030881 – year: 2020 ident: ref62 publication-title: Statistics and Machine Learning Toolbox – ident: ref16 doi: 10.1109/TCAD.2015.2404876 – ident: ref56 doi: 10.1109/TCAD.2018.2801220 – ident: ref49 doi: 10.1145/3299874.3318006 – ident: ref27 doi: 10.1016/j.comcom.2016.05.016 – ident: ref2 doi: 10.1109/CICC.1998.694985 – ident: ref8 doi: 10.1145/1973009.1973110
SSID	ssj0014529
Score	2.451816
Snippet	A physically unclonable and reconfigurable computing system is introduced which provides both logic locking and authentication of devices. A chaotic oscillator...
SourceID	proquest crossref ieee
SourceType	Aggregation Database Enrichment Source Index Database Publisher
StartPage	405
SubjectTerms	Aliasing Authentication Boolean Boolean algebra Boolean functions chaos chaotic map Circuits Computation computing system Gates Hardware hardware security Hybrid systems Integrated circuits Iterative methods Locking Logic circuits Logic gates logic locking Machine learning machine learning (ML) Parameters Physical unclonable function physical unclonable function (PUF) physically unclonable reconfigurable Reconfiguration SAT attack Table lookup Threshold voltage Tuning
Title	Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications
URI	https://ieeexplore.ieee.org/document/9108266 https://www.proquest.com/docview/2492856870
Volume	40
WOSCitedRecordID	wos000621402700001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText	1
inHoldings	1
isFullTextHit
isPrint
journalDatabaseRights	– providerCode: PRVIEE databaseName: IEEE Electronic Library (IEL) customDbUrl: eissn: 1937-4151 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0014529 issn: 0278-0070 databaseCode: RIE dateStart: 19820101 isFulltext: true titleUrlDefault: https://ieeexplore.ieee.org/ providerName: IEEE
link	http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3NS8MwFH_M4UEPfk1xOiUHDyp2a9O0aY9jODzIGG6D3UqapjIYnexD8b_3Jc3GRBGEHtqQQNNf-l5-eV8AN0gaqGKcIjeJfIeJLHDSXMSOm-a6xWeUm0DhZ97rReNx3K_AwyYWRillnM9UU98aW342kyt9VNZC1Ya74XAHdjgPy1itjcVAGxDNeYrOGIvr2FowPTduDXFSyASp20TZi9KXf9NBpqjKD0ls1Ev38H8vdgQHdhtJ2iXux1BRxQnsbyUXrEHWtxBMP8mokNOZiZIiosiI5pxFPnldzU1TWdkBB5Eyfzm57Y9eOoM7ghtaok37H2KuyMBWuiPtLZv3KYy6j8POk2NrKjgSFfvS8WkcqjjGy0tlpFjOEBRBs1hGwvdpIKVCgSc5SwUNchm6aZj7KT5JGbkpzfwzqBazQp0D8UPBkOwwpCgSWWIe5ZR7iqYeEwGjLq-Du_7KibQJx3Xdi2liiIcbJxqYRAOTWGDqcL8Z8lZm2_irc00jseloQahDYw1lYv_HRaLzIkZBiMLp4vdRl7BHtbeK8S5rQHU5X6kr2JXvy8lifm2W2heVstDP
linkProvider	IEEE
linkToHtml	http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1bS8MwFD7oFNQH7-J0ah58ULFbm6a3RxmOiXMMt4FvJU1TEUYndVP8956k2ZgogtCHNiTQ9EvPyZdzAzhH0kAlCyhyk9C1GE89K8l4ZNlJplpcRgMdKNwJut3w6SnqLcH1PBZGSqmdz2Rd3WpbfjoWU3VU1kDVhrthfxlWPMaoXUZrzW0GyoSoT1RUzlhcycaG6dhRY4DTQi5I7TpKX5S_wTctpMuq_JDFWsG0tv73atuwaTaS5KZEfgeWZL4LGwvpBfcg7RkQRp9kmIvRWMdJEZ6nRLHOPHt5nha6qaztgINImcGcXPSGj83-JcEtLVHG_Q9eSNI3te7IzYLVex-GrdtBs22ZqgqWQNU-sVwa-TKK8HISEUqWMYSF0zQSIXdd6gkhUeSJgCWcepnw7cTP3ASfhAjthKbuAVTycS4Pgbg-Z0h3GJIUgTwxCzMaOJImDuMe4hNUwZ595ViYlOOq8sUo1tTDjmIFTKyAiQ0wVbiaD3kt82381XlPITHvaECoQm0GZWz-yLdYZUYMPR_F09Hvo85grT146MSdu-79MaxT5buifc1qUJkUU3kCq-J98vJWnOpl9wWaMNQW
openUrl	ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Physically+Unclonable+and+Reconfigurable+Computing+System+%28PURCS%29+for+Hardware+Security+Applications&rft.jtitle=IEEE+transactions+on+computer-aided+design+of+integrated+circuits+and+systems&rft.au=Shanta%2C+Aysha+S.&rft.au=Majumder%2C+Md.+Badruddoja&rft.au=Hasan%2C+Md.+Sakib&rft.au=Rose%2C+Garrett+S.&rft.date=2021-03-01&rft.pub=IEEE&rft.issn=0278-0070&rft.volume=40&rft.issue=3&rft.spage=405&rft.epage=418&rft_id=info:doi/10.1109%2FTCAD.2020.2999907&rft.externalDocID=9108266
thumbnail_l	http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0278-0070&client=summon
thumbnail_m	http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0278-0070&client=summon
thumbnail_s	http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0278-0070&client=summon