A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing

This article proposes a general-purpose hybrid in-/near-memory compute SRAM (CRAM) that combines an 8T transposable bit cell with vector-based, bit-serial in-memory arithmetic to accommodate a wide range of bit-widths, from single to 32 or 64 bits, as well as a complete set of operation types, inclu...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE journal of solid-state circuits Vol. 55; no. 1; pp. 76 - 86
Main Authors:	Wang, Jingcheng, Wang, Xiaowei, Eckert, Charles, Subramaniyan, Arun, Das, Reetuparna, Blaauw, David, Sylvester, Dennis
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.01.2020 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	8T transposable bit cell Algorithms Arithmetic Bandwidth bit-serial arithmetic CMOS Computer architecture flexible bit-width Floating point arithmetic in-memory computing (IMC) Internet of Things memory Microprocessors Multiplication near-memory computing Neural networks Random access memory Signal processing single instruction multiple data (SIMD) architecture Software algorithms SRAM Static random access memory Throughput
ISSN:	0018-9200, 1558-173X
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!