Bayes-Optimal MMSE Detector for Massive MIMO Relaying With Low-Precision ADCs/DACs

In this study, we focus on the detector design for a massive multiple-input multiple-output amplify-and-forward relaying system with low-precision analog-to-digital converters (ADCs) and digital-to-analog converters (DACs). A general relaying model with direct and relay links is considered. Several...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on signal processing Jg. 68; S. 3341 - 3357
Hauptverfasser: Yang, Xi, Wen, Chao-Kai, Jin, Shi, Swindlehurst, A. Lee
Format: Journal Article
Sprache:Englisch
Veröffentlicht: New York IEEE 2020
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:
ISSN:1053-587X, 1941-0476
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In this study, we focus on the detector design for a massive multiple-input multiple-output amplify-and-forward relaying system with low-precision analog-to-digital converters (ADCs) and digital-to-analog converters (DACs). A general relaying model with direct and relay links is considered. Several studies have been performed on the basis of simple but performance-limited linear transceivers. The optimal detector for the aforementioned setting remains unknown. To bridge this gap, we develop a minimum mean squared error detector based on the framework of variational Bayes inference. The proposed detector works similarly to the iterative turbo update, and the extrinsic information of the direct and relay links are updated through maximum ratio combining. Furthermore, our algorithm uses a partially parallel update schedule that improves the convergence compared with an intuitive method that is based on a fully parallel schedule. We then present the state evolution (SE) as an analytical framework to investigate the mean squared error and symbol error rate of the detector. By specifying the dynamics of the SE, we reveal that low-precision ADCs/DACs, that is, those using 2-4-bit quantization, realize a good tradeoff between performance and cost. Moreover, low-precision ADCs/DACs provide numerous insights into the relaying system and its design, such as the quantization step size.
Bibliographie:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:1053-587X
1941-0476
DOI:10.1109/TSP.2020.2977265