A Parallel and Updatable Architecture for FPGA-Based Packet Classification With Large-Scale Rule Sets

As a programmable hardware, field-programmable gate array (FPGA) provides more opportunities for algorithmic network packet classification. Despite more than 10 years of research, the most actively investigated pipeline architectures still struggle to support fast rule search and efficient rule upda...

Full description

Bibliographic Details

Published in:	IEEE MICRO Vol. 43; no. 2; pp. 110 - 119
Main Authors:	Xin, Yao, Li, Wenjun, Xie, Gaogang, Xu, Yang, Wang, Yi
Format:	Journal Article
Language:	English
Published:	Los Alamitos IEEE 01.03.2023 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	Classification Classification algorithms Computer architecture Field programmable gate arrays Hardware Modular design Packets (communication) Pipelines Pipelining (computers) Random forests Searching Throughput
ISSN:	0272-1732, 1937-4143
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!