SCAC: Weakly-coupled execution model for massively parallel systems
This work proposes an execution model for massively parallel systems aiming at ensuring the communications overlap by the computations. This model is named SCAC : Synchronous Communication Asynchronous Computation. This weakly-coupled model separates the execution of communication phases from those...
Uloženo v:
| Vydáno v: | Microprocessors and microsystems Ročník 64; s. 128 - 142 |
|---|---|
| Hlavní autoři: | , , , , |
| Médium: | Journal Article |
| Jazyk: | angličtina |
| Vydáno: |
Kidlington
Elsevier B.V
01.02.2019
Elsevier BV |
| Témata: | |
| ISSN: | 0141-9331, 1872-9436 |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | This work proposes an execution model for massively parallel systems aiming at ensuring the communications overlap by the computations. This model is named SCAC : Synchronous Communication Asynchronous Computation. This weakly-coupled model separates the execution of communication phases from those of computation in order to facilitate their overlapping, thus covering the data transfer time. To allow the simultaneous execution of these phases, we propose an approach based on three levels : two globally-centralized/locally-distributed hierarchical control levels and a parallel computation level. A generic and parametric implementation of the SCAC model was performed to fit different applications. This implementation allows the designer to choose the system components (from pre-designed ones) and to set its parameters in order to build the adequate SCAC configuration for the target application. An analytical estimation is proposed to predict the execution time of an application running in SCAC mode, in order to facilitate the parallel program design and the SCAC architecture configuration. The SCAC model was validated by simulation, synthesis and implementation on an FPGA platform, with different examples of parallel computing applications. The comparison of the results obtained by the SCAC model with other models has shown its effectiveness in terms of flexibility and speed-up. |
|---|---|
| AbstractList | This work proposes an execution model for massively parallel systems aiming at ensuring the communications overlap by the computations. This model is named SCAC : Synchronous Communication Asynchronous Computation. This weakly-coupled model separates the execution of communication phases from those of computation in order to facilitate their overlapping, thus covering the data transfer time. To allow the simultaneous execution of these phases, we propose an approach based on three levels : two globally-centralized/locally-distributed hierarchical control levels and a parallel computation level. A generic and parametric implementation of the SCAC model was performed to fit different applications. This implementation allows the designer to choose the system components (from pre-designed ones) and to set its parameters in order to build the adequate SCAC configuration for the target application. An analytical estimation is proposed to predict the execution time of an application running in SCAC mode, in order to facilitate the parallel program design and the SCAC architecture configuration. The SCAC model was validated by simulation, synthesis and implementation on an FPGA platform, with different examples of parallel computing applications. The comparison of the results obtained by the SCAC model with other models has shown its effectiveness in terms of flexibility and speed-up. |
| Author | Marquet, Philippe Baklouti, Mouna Krichene, Hana Abid, Mohamed Dekeyser, Jean-Luc |
| Author_xml | – sequence: 1 givenname: Hana surname: Krichene fullname: Krichene, Hana email: hana.krichen@gmail.com organization: CRIStAL – INRIA Lille-North Europe labs, University of Lille 1, France – sequence: 2 givenname: Mouna surname: Baklouti fullname: Baklouti, Mouna email: mouna.baklouti@enis.rnu.tn organization: National School of Engineers of Sfax, CES lab University of Sfax, Tunisia – sequence: 3 givenname: Philippe surname: Marquet fullname: Marquet, Philippe email: Philippe.Marquet@univ-lille.fr organization: CRIStAL – INRIA Lille-North Europe labs, University of Lille 1, France – sequence: 4 givenname: Jean-Luc surname: Dekeyser fullname: Dekeyser, Jean-Luc email: jean-luc.dekeyser@univ-lille.fr organization: CRIStAL – INRIA Lille-North Europe labs, University of Lille 1, France – sequence: 5 givenname: Mohamed surname: Abid fullname: Abid, Mohamed email: mohamed.abid@enis.rnu.tn organization: National School of Engineers of Sfax, CES lab University of Sfax, Tunisia |
| BookMark | eNp9kM1LxDAQxYOs4O7qf-Ch4Lk10zT98CAsxS9Y8KDiMaTpFFLbpibdxf73ZqlnTwPDe2_m_TZkNZgBCbkGGgGF9LaNeq1Ga6KYQh7RNKKUnZE15FkcFglLV2RNIYGwYAwuyMa5llLKaRqvSflW7sq74BPlVzeHyhzGDusAf1AdJm2GoDc1dkFjbNBL5_QRuzkYpZVd59dudhP27pKcN7JzePU3t-Tj8eG9fA73r08v5W4fqjhnUyh5VnCMVaLyFFilKpXwBihWFQdWV01B_XuJ9BUQmkJCkWQq49ggL-omk8C25GbJ9VW_D-gm0ZqDHfxJEUOWQ8xZflIli0pZ45zFRoxW99LOAqg44RKtWHCJEy5BU-Fxedv9YkPf4KjRCqc0DgprbVFNojb6_4Bf4tB29A |
| Cites_doi | 10.1016/j.micpro.2004.01.002 10.1007/978-1-4419-6460-1_11 10.1109/TC.1972.5009071 10.1145/79173.79181 10.1016/0743-7315(91)90085-N |
| ContentType | Journal Article |
| Copyright | 2018 Elsevier B.V. Copyright Elsevier BV Feb 2019 |
| Copyright_xml | – notice: 2018 Elsevier B.V. – notice: Copyright Elsevier BV Feb 2019 |
| DBID | AAYXX CITATION 7SC 7SP 8FD F28 FR3 JQ2 L7M L~C L~D |
| DOI | 10.1016/j.micpro.2018.06.003 |
| DatabaseName | CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Technology Research Database ANTE: Abstracts in New Technology & Engineering Engineering Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional |
| DatabaseTitle | CrossRef Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Engineering Research Database Advanced Technologies Database with Aerospace ANTE: Abstracts in New Technology & Engineering Computer and Information Systems Abstracts Professional |
| DatabaseTitleList | Technology Research Database |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Computer Science |
| EISSN | 1872-9436 |
| EndPage | 142 |
| ExternalDocumentID | 10_1016_j_micpro_2018_06_003 S0141933117302119 |
| GroupedDBID | --K --M -~X .DC .~1 0R~ 123 1B1 1~. 1~5 29M 4.4 457 4G. 5VS 7-5 71M 8P~ 9JN AACTN AAEDT AAEDW AAIAV AAIKJ AAKOC AALRI AAOAW AAQFI AAXUO AAYFN ABBOA ABJNI ABMAC ABXDB ABYKQ ACDAQ ACGFS ACIWK ACNNM ACRLP ACZNC ADBBV ADEZE ADJOM ADMUD ADTZH AEBSH AECPX AEKER AENEX AFKWA AFTJW AGHFR AGUBO AGYEJ AHHHB AHJVU AHZHX AIALX AIEXJ AIKHN AITUG AJBFU AJOXV ALMA_UNASSIGNED_HOLDINGS AMFUW AMRAJ AOUOD AXJTR BJAXD BKOJK BLXMC CS3 DU5 EBS EFJIC EFLBG EJD EO8 EO9 EP2 EP3 F5P FDB FEDTE FGOYB FIRID FNPLU FYGXN G-2 G-Q G8K GBLVA GBOLZ HLZ HVGLF HZ~ IHE J1W JJJVA KOM LG9 LY7 M41 MO0 N9A O-L O9- OAUVE OZT P-8 P-9 P2P PC. PQQKQ Q38 RIG ROL RPZ SBC SDF SDG SDP SES SET SEW SPC SPCBC SST SSV SSZ T5K T9H TN5 UHS WUQ XOL XPP ZMT ~G- 9DU AATTM AAXKI AAYWO AAYXX ABDPE ABWVN ACLOT ACRPL ACVFH ADCNI ADNMO AEIPS AEUPX AFJKZ AFPUW AIGII AIIUN AKBMS AKRWK AKYEP ANKPU APXCP CITATION EFKBS ~HD 7SC 7SP 8FD F28 FR3 JQ2 L7M L~C L~D |
| ID | FETCH-LOGICAL-c283t-a5795e2c4c8613bcbc45f10ebb513dbf903314a018e1f9a1947c75efe59df7a13 |
| ISICitedReferencesCount | 0 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000456759600011&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 0141-9331 |
| IngestDate | Sun Oct 05 00:11:23 EDT 2025 Sat Nov 29 05:51:35 EST 2025 Fri Feb 23 02:30:03 EST 2024 |
| IsPeerReviewed | true |
| IsScholarly | true |
| Keywords | Massively parallel architecture Parallel processing FPGA Execution model SoC |
| Language | English |
| LinkModel | OpenURL |
| MergedId | FETCHMERGED-LOGICAL-c283t-a5795e2c4c8613bcbc45f10ebb513dbf903314a018e1f9a1947c75efe59df7a13 |
| Notes | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 |
| PQID | 2178125381 |
| PQPubID | 2045426 |
| PageCount | 15 |
| ParticipantIDs | proquest_journals_2178125381 crossref_primary_10_1016_j_micpro_2018_06_003 elsevier_sciencedirect_doi_10_1016_j_micpro_2018_06_003 |
| PublicationCentury | 2000 |
| PublicationDate | February 2019 2019-02-00 20190201 |
| PublicationDateYYYYMMDD | 2019-02-01 |
| PublicationDate_xml | – month: 02 year: 2019 text: February 2019 |
| PublicationDecade | 2010 |
| PublicationPlace | Kidlington |
| PublicationPlace_xml | – name: Kidlington |
| PublicationTitle | Microprocessors and microsystems |
| PublicationYear | 2019 |
| Publisher | Elsevier B.V Elsevier BV |
| Publisher_xml | – name: Elsevier B.V – name: Elsevier BV |
| References | Gao, Theobald, Marquez, Sterling (bib0015) 1997 Guy, Steele (bib0002) 1990 Valiant (bib0018) 1990; 33 Nomoto, Kyo, Okazaki (bib0008) 2011 Gao, Sterling, Stevens, Hereld, Zhu (bib0014) 2007 Krichene, Baklouti, Marquet, Dekeyser, Abid (bib0019) 2012 Krichene, Baklouti, Marquet, Dekeyser, Abid (bib0020) 2013 ade, 2016 ug534 (v1.8) edition, October, 2012. Flynn (bib0003) 1972; C-21 Siegel, Schwederski, Kuehn, DavisIV (bib0009) 1987 Haskell, Hanna (bib0021) 2004; 28 Melpignano, Benini, Flamand, Jego, Lepley, Haugou, Clermidy, Dutoit (bib0005) 2012 s, 2011 Anido, Paar, Bagherzadeh (bib0007) 2002 parallelism in 605 Hardware User Guide Andersson, Mohlin, Nilsson (bib0028) 2006 J.L. Dekeyser Zhou, Shen (bib0030) 2007 Chen, Lian, Chen (bib0001) 2006 R.E. Haskell, Design of embedded systems using Krichene, Baklouti, Marquet, Dekeyser, Abid, Meftaly (bib0023) 2016 Y. Kreinin Hannig, Lari, Boppu, Tanase, Reiche (bib0017) 2013 . Lipovski, Malek (bib0010) 1987 o Krichene (bib0026) 2015 Baig, El-Ghazawi, Alexandridis (bib0012) 1992 Blank (bib0024) 1990 Berg, Kim, Siegel (bib0013) 1991; 13 Duclos, Boeri, Auguin, Giraudon (bib0011) 1988 Teich, Henkel, Herkersdorf, Schmitt-Landsiedel, Schröder-Preikschat, Snelting (bib0016) 2011 s, 2002 Chen, Dai, Wu, Rao, Zou (bib0029) 2010 Xilinx Waidyasooriya, Takei, Hariyama, Kameyama (bib0031) 2012 Baglietto, Maresca, Migliardi (bib0006) 1994 Baig (10.1016/j.micpro.2018.06.003_bib0012) 1992 10.1016/j.micpro.2018.06.003_bib0022 Haskell (10.1016/j.micpro.2018.06.003_bib0021) 2004; 28 10.1016/j.micpro.2018.06.003_bib0025 Hannig (10.1016/j.micpro.2018.06.003_bib0017) 2013 10.1016/j.micpro.2018.06.003_bib0027 10.1016/j.micpro.2018.06.003_bib0004 Lipovski (10.1016/j.micpro.2018.06.003_bib0010) 1987 Nomoto (10.1016/j.micpro.2018.06.003_bib0008) 2011 Krichene (10.1016/j.micpro.2018.06.003_bib0019) 2012 Berg (10.1016/j.micpro.2018.06.003_bib0013) 1991; 13 Zhou (10.1016/j.micpro.2018.06.003_bib0030) 2007 Teich (10.1016/j.micpro.2018.06.003_bib0016) 2011 Blank (10.1016/j.micpro.2018.06.003_bib0024) 1990 Gao (10.1016/j.micpro.2018.06.003_bib0015) 1997 Anido (10.1016/j.micpro.2018.06.003_bib0007) 2002 Valiant (10.1016/j.micpro.2018.06.003_bib0018) 1990; 33 Baglietto (10.1016/j.micpro.2018.06.003_bib0006) 1994 Duclos (10.1016/j.micpro.2018.06.003_bib0011) 1988 Chen (10.1016/j.micpro.2018.06.003_bib0029) 2010 Krichene (10.1016/j.micpro.2018.06.003_bib0026) 2015 Flynn (10.1016/j.micpro.2018.06.003_bib0003) 1972; C-21 Siegel (10.1016/j.micpro.2018.06.003_bib0009) 1987 Waidyasooriya (10.1016/j.micpro.2018.06.003_bib0031) 2012 Andersson (10.1016/j.micpro.2018.06.003_bib0028) 2006 Chen (10.1016/j.micpro.2018.06.003_bib0001) 2006 Gao (10.1016/j.micpro.2018.06.003_bib0014) 2007 Krichene (10.1016/j.micpro.2018.06.003_bib0023) 2016 Guy (10.1016/j.micpro.2018.06.003_bib0002) 1990 Krichene (10.1016/j.micpro.2018.06.003_bib0020) 2013 Melpignano (10.1016/j.micpro.2018.06.003_bib0005) 2012 |
| References_xml | – volume: C-21 start-page: 948 year: 1972 end-page: 960 ident: bib0003 article-title: Some computer organizations and their effectiveness publication-title: IEEE Trans. Comput. – start-page: 430 year: 1988 end-page: 433 ident: bib0011 article-title: Image processing on a publication-title: Proceedings of the Ninth International Conference Patern Recognition – reference: s, 2002, ( – volume: 28 start-page: 115 year: 2004 end-page: 125 ident: bib0021 article-title: A publication-title: Microprocess Microsyst. – year: 2006 ident: bib0028 publication-title: A reconfigurable SIMD architecture on-chip, Master’s thesis – start-page: 1 year: 2007 end-page: 6 ident: bib0014 article-title: Parallex: a study of a new parallel computation model publication-title: Proceedings of the IEEE International Parallel and Distributed Processing Symposium, Long Beach, CA – reference: ). – reference: ade, 2016, ( – volume: 33 start-page: 103 year: 1990 end-page: 111 ident: bib0018 article-title: A bridging model for parallel computation publication-title: Commun. ACM – start-page: 218 year: 1990 end-page: 231 ident: bib0002 article-title: Making asynchronous parallelism safe for the world publication-title: Proceedings of the Seventeen Annual Symposium on Principle of Programming Languages, San Francisco – start-page: 759 year: 2016 end-page: 762 ident: bib0023 article-title: SCAC-net: Reconfigurable interconnection network in SCAC massively parallel SOC publication-title: Proceedings of the Twenty-forth Euromicro International Conference on Parallel Distributed and Network-Based Processing – start-page: 17 year: 2011 end-page: 20 ident: bib0008 article-title: A dynamic SIMD/MIMD mode switching processor for embedded real-time image recognition systems publication-title: Proceedings of the IEEE Asian Solid State Circuits Conference – reference: Y. Kreinin, – start-page: 275 year: 2012 end-page: 280 ident: bib0019 article-title: Broadcast with mask on a massively parallel processing on a chip publication-title: Proceedings of the High Performance Computing and Simulation (HPCS2012) – reference: : parallelism in – reference: s, 2011, ( – start-page: 148 year: 2002 end-page: 155 ident: bib0007 article-title: Improving the operation autonomy of SIMD processing elements by using guarded instructions and pseudo branches publication-title: Proceedings of the Euromicro Symposium on Digital System Design – start-page: 1 year: 1997 end-page: 8 ident: bib0015 article-title: The publication-title: Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation – year: 2015 ident: bib0026 publication-title: Generic and weakly coupled execution model for on-chip massively parallel architectures: synchronous Communication Asynchronous Computation (SCAC), Ph.D. thesis – start-page: 387 year: 1987 end-page: 407 ident: bib0009 article-title: An overview of the publication-title: Proceedings of the Computer Architecture – year: 2013 ident: bib0017 article-title: Invasive tightly-coupled processor arrays: a domain-specific architecture/compiler co-design approach publication-title: Proceedings of the ACM Transactions on Embedded Computing Systems (TECS) – start-page: 750 year: 2006 end-page: 757 ident: bib0001 article-title: Hardware architecture design of an h.264/AVC video codec publication-title: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC’06 – reference: o – start-page: 1137 year: 2012 end-page: 1142 ident: bib0005 article-title: Platform 2012, a many-core computing accelerator for embedded socs: performance evaluation of visual analytics applications publication-title: Proceedings of the Forty-ninth Annual Design Automation Conference, DAC’12 – start-page: 295 year: 1994 end-page: 303 ident: bib0006 article-title: Introducing execution autonomy in the SIMD computing paradigm publication-title: Proceedings of the EUROSIM Conference – start-page: 917 year: 2013 end-page: 924 ident: bib0020 article-title: Master–slave control structure for massively parallel system on chip publication-title: Proceedings of the Euromicro Conference on Digital System Design (DSD2013) – year: 1987 ident: bib0010 article-title: Parallel Computing: Theory and Comparisons – reference: R.E. Haskell, Design of embedded systems using – reference: 605 Hardware User Guide, – start-page: 157 year: 2007 end-page: 161 ident: bib0030 article-title: A coarse-grained dynamically reconfigurable processing array ( publication-title: Proceedings of the Third International Conference on Natural Computation (ICNC) – start-page: 1339 year: 2012 end-page: 1342 ident: bib0031 article-title: implementation of heterogeneous multicore platform with publication-title: Proceedings of the International Symposium on Circuits and Systems (ISCAS) – start-page: 667 year: 1992 end-page: 683 ident: bib0012 article-title: Mixed-mode multicomputers with load adaptability publication-title: Proceedings of the Forth International Parallel Architectures and Languages Europe (PARLE) Conference – volume: 13 start-page: 154 year: 1991 end-page: 169 ident: bib0013 article-title: Limitations imposed on mixed-mode performance of optimized phases due to temporal juxtaposition publication-title: Parallel Distrib. Comput. – start-page: 123 year: 2010 end-page: 126 ident: bib0029 article-title: Parallel algorithms for publication-title: Proceedings of the International Conference on Information Engineering (ICIE) – reference: Xilinx, – reference: , ug534 (v1.8) edition, October, 2012. – start-page: 20 year: 1990 end-page: 24 ident: bib0024 article-title: The publication-title: Proceedings of the Thirty-fifth IEEE Computer Society International Conference Compcon Spring’90 – reference: < – start-page: 241 year: 2011 end-page: 268 ident: bib0016 article-title: Invasive computing: an overview publication-title: Multiprocess. Syst. Chip – reference: J.L. Dekeyser, – start-page: 430 year: 1988 ident: 10.1016/j.micpro.2018.06.003_bib0011 article-title: Image processing on a SIMD/SPMD architecture: OPSILA – start-page: 387 year: 1987 ident: 10.1016/j.micpro.2018.06.003_bib0009 article-title: An overview of the PASM parallel processing system – ident: 10.1016/j.micpro.2018.06.003_bib0025 – start-page: 123 year: 2010 ident: 10.1016/j.micpro.2018.06.003_bib0029 article-title: Parallel algorithms for FIR computation mapped to ESCA architecture – ident: 10.1016/j.micpro.2018.06.003_bib0027 – start-page: 667 year: 1992 ident: 10.1016/j.micpro.2018.06.003_bib0012 article-title: Mixed-mode multicomputers with load adaptability – start-page: 17 year: 2011 ident: 10.1016/j.micpro.2018.06.003_bib0008 article-title: A dynamic SIMD/MIMD mode switching processor for embedded real-time image recognition systems – year: 1987 ident: 10.1016/j.micpro.2018.06.003_bib0010 – start-page: 759 year: 2016 ident: 10.1016/j.micpro.2018.06.003_bib0023 article-title: SCAC-net: Reconfigurable interconnection network in SCAC massively parallel SOC – ident: 10.1016/j.micpro.2018.06.003_bib0004 – start-page: 1 year: 2007 ident: 10.1016/j.micpro.2018.06.003_bib0014 article-title: Parallex: a study of a new parallel computation model – volume: 28 start-page: 115 year: 2004 ident: 10.1016/j.micpro.2018.06.003_bib0021 article-title: A VHDL forth core for FPGAs publication-title: Microprocess Microsyst. doi: 10.1016/j.micpro.2004.01.002 – start-page: 295 year: 1994 ident: 10.1016/j.micpro.2018.06.003_bib0006 article-title: Introducing execution autonomy in the SIMD computing paradigm – start-page: 275 year: 2012 ident: 10.1016/j.micpro.2018.06.003_bib0019 article-title: Broadcast with mask on a massively parallel processing on a chip – start-page: 20 year: 1990 ident: 10.1016/j.micpro.2018.06.003_bib0024 article-title: The MasPar MP-1 architecture – start-page: 750 year: 2006 ident: 10.1016/j.micpro.2018.06.003_bib0001 article-title: Hardware architecture design of an h.264/AVC video codec – year: 2013 ident: 10.1016/j.micpro.2018.06.003_bib0017 article-title: Invasive tightly-coupled processor arrays: a domain-specific architecture/compiler co-design approach – start-page: 1137 year: 2012 ident: 10.1016/j.micpro.2018.06.003_bib0005 article-title: Platform 2012, a many-core computing accelerator for embedded socs: performance evaluation of visual analytics applications – start-page: 1339 year: 2012 ident: 10.1016/j.micpro.2018.06.003_bib0031 article-title: FPGA implementation of heterogeneous multicore platform with SIMD/MIMD custom accelerators – start-page: 917 year: 2013 ident: 10.1016/j.micpro.2018.06.003_bib0020 article-title: Master–slave control structure for massively parallel system on chip – start-page: 157 year: 2007 ident: 10.1016/j.micpro.2018.06.003_bib0030 article-title: A coarse-grained dynamically reconfigurable processing array (RPA) for multimedia application – ident: 10.1016/j.micpro.2018.06.003_bib0022 – start-page: 241 year: 2011 ident: 10.1016/j.micpro.2018.06.003_bib0016 article-title: Invasive computing: an overview publication-title: Multiprocess. Syst. Chip doi: 10.1007/978-1-4419-6460-1_11 – volume: C-21 start-page: 948 year: 1972 ident: 10.1016/j.micpro.2018.06.003_bib0003 article-title: Some computer organizations and their effectiveness publication-title: IEEE Trans. Comput. doi: 10.1109/TC.1972.5009071 – start-page: 218 year: 1990 ident: 10.1016/j.micpro.2018.06.003_bib0002 article-title: Making asynchronous parallelism safe for the world – volume: 33 start-page: 103 year: 1990 ident: 10.1016/j.micpro.2018.06.003_bib0018 article-title: A bridging model for parallel computation publication-title: Commun. ACM doi: 10.1145/79173.79181 – year: 2015 ident: 10.1016/j.micpro.2018.06.003_bib0026 – start-page: 148 year: 2002 ident: 10.1016/j.micpro.2018.06.003_bib0007 article-title: Improving the operation autonomy of SIMD processing elements by using guarded instructions and pseudo branches – start-page: 1 year: 1997 ident: 10.1016/j.micpro.2018.06.003_bib0015 article-title: The HTMT program execution model – year: 2006 ident: 10.1016/j.micpro.2018.06.003_bib0028 – volume: 13 start-page: 154 year: 1991 ident: 10.1016/j.micpro.2018.06.003_bib0013 article-title: Limitations imposed on mixed-mode performance of optimized phases due to temporal juxtaposition publication-title: Parallel Distrib. Comput. doi: 10.1016/0743-7315(91)90085-N |
| SSID | ssj0005062 |
| Score | 2.1317554 |
| Snippet | This work proposes an execution model for massively parallel systems aiming at ensuring the communications overlap by the computations. This model is named... |
| SourceID | proquest crossref elsevier |
| SourceType | Aggregation Database Index Database Publisher |
| StartPage | 128 |
| SubjectTerms | Computation Computer simulation Configurations Data transfer (computers) Execution model FPGA Massively parallel architecture Order parameters Parallel processing Parallel programming SoC |
| Title | SCAC: Weakly-coupled execution model for massively parallel systems |
| URI | https://dx.doi.org/10.1016/j.micpro.2018.06.003 https://www.proquest.com/docview/2178125381 |
| Volume | 64 |
| WOSCitedRecordID | wos000456759600011&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| journalDatabaseRights | – providerCode: PRVESC databaseName: Elsevier SD Freedom Collection Journals 2021 customDbUrl: eissn: 1872-9436 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0005062 issn: 0141-9331 databaseCode: AIEXJ dateStart: 19950101 isFulltext: true titleUrlDefault: https://www.sciencedirect.com providerName: Elsevier |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV07b9swECZcp0OXJukDzavg0JWFqIcpdjPcFGlQBwWaot4IkqaApo4syHbgzPnjOYqk5CboI0MWwZBtiuR9vjuev7tD6J2xFT-MGRCubVHtQisiB7EmYJwiEyvF0mneNJtgZ2f5ZMK_9no3IRfmasbKMl-vefWoooZ7IGybOvsAcbeDwg14DUKHK4gdrv8l-G-j4cie838Y-Wt2TfR8Vc3AqzRro5unuuY3Db3wEjxn0HY2wCFr21Rl5is7LzZ91rHl7FUuocC25rGh9kt7b_OzVmfXllbqIqQnsuxO-jCP-crRBsagXNo3xrIGq7Ts4jpVi7KPBpTLwsHp1MiSfFnpzQCFzYlqyR4hZkkJD4lZXukO0g2tSX1-uDPA1JXbuqfbXZjh4j2sENZsWXmu9GqUdLYs_H9_x8S1xMPAabsQbhRhRxENtS95grZilvG8j7aGn48npx1TKGr60rbrCBmYDU3w_mz-5OHcsfWNA3O-g577kwceOsTsop4pX6Dt0NUDeyX_Eo0sgD7g3-GDW_jgBj4Y4INb-OAAH-wh8Qp9_3R8PjohvtUG0eBfLonMGM9MrFOdg3-ntNJpVtDIKJXRZKoKHsG6UwmLNLTgkvKUaZaZwmR8WjBJk9eoX85L8wbhbJBymhSgAeAkzmOmWJEkiS2Lp6SUPN5DJGyPqFxFFfE3sewhFvZQeK_QeXsCgPGPbx6GLRf-B7oQcAQHnxbMPN1_4EQO0LMO3oeov6xX5gg91VfLn4v6rQfNLV2okVw |
| linkProvider | Elsevier |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=SCAC%3A+Weakly-coupled+execution+model+for+massively+parallel+systems&rft.jtitle=Microprocessors+and+microsystems&rft.au=Krichene%2C+Hana&rft.au=Baklouti%2C+Mouna&rft.au=Marquet%2C+Philippe&rft.au=Dekeyser%2C+Jean-Luc&rft.date=2019-02-01&rft.issn=0141-9331&rft.volume=64&rft.spage=128&rft.epage=142&rft_id=info:doi/10.1016%2Fj.micpro.2018.06.003&rft.externalDBID=n%2Fa&rft.externalDocID=10_1016_j_micpro_2018_06_003 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0141-9331&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0141-9331&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0141-9331&client=summon |